- 您現在的位置：買賣IC網 > PDF目錄380222 > CYK001M16SCAU-70BAXI (CYPRESS SEMICONDUCTOR CORP) 16-Mbit (1M x 16) Pseudo Static RAM PDF資料下載
參數資料
| 型號： | CYK001M16SCAU-70BAXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 16-Mbit (1M x 16) Pseudo Static RAM |
| 中文描述： | 1M X 16 PSEUDO STATIC RAM, 70 ns, PBGA48 |
| 封裝： | 6 X 8 MM, 1.20 MM HEIGHT, LEAD FREE, MO-207, FBGA-48 |
| 文件頁數： | 1/10頁 |
| 文件大小： | 189K |
| 代理商： | CYK001M16SCAU-70BAXI |
16-Mbit (1M x 16) Pseudo Static RAM
CYK001M16SCCA
MoBL
Cypress Semiconductor Corporation
Document #: 38-05426 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised January 26, 2005
Features
Advanced low-power MoBL
architecture
High speed: 55 ns, 70 ns
Wide voltage range: 2.7V to 3.3V
Typical active current: 3 mA @ f = 1 MHz
Typical active current: 13 mA @ f = f
MAX
Low standby power
Automatic power-down when deselected
Functional Description
[1]
The CYK001M16SCCA is a high-performance CMOS pseudo
static RAM (PSRAM) organized as 1M words by 16 bits that
supports an asynchronous memory interface. This device
features advanced circuit design to provide ultra-low active
current. This is ideal for providing More Battery Life
(MoBL)
in portable applications such as cellular telephones. The
device can be put into standby mode, reducing power
consumption dramatically when deselected (CE
1
LOW, CE
2
HIGH or both BHE and BLE are HIGH). The input/output pins
(I/O
0
through I/O
15
) are placed in a high-impedance state
when the chip is deselected (CE
1
HIGH, CE
2
LOW) or OE is
deasserted HIGH, or during a write operation (Chip Enabled
and Write Enable WE LOW). Reading from the device is
accomplished by asserting the Chip Enables (CE
1
LOW and
CE
2
HIGH) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the Truth Table for a complete description of read and write
modes.
Note:
1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
1M x 16
RAM Array
I/O
0
–I/O
7
COLUMN DECODER
S
DATA IN DRIVERS
OE
BLE
I/O
8
–I/O
15
WE
BHE
R
Power
-
Down
Circuit
BHE
BLE
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
1
A
1
A
1
A
1
A
1
A
1
CE
2
CE
1
CE
2
CE
1
Logic Block Diagram
A
1
A
1
A
1
相關PDF資料 |
PDF描述 |
|---|---|
| CYK001M16SCCA | 16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16SCCAU-55BAI | 16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16SCCAU-70BAI | 16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16ZCCA | 16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16ZCCAU-55BAI | 16-Mbit (1M x 16) Pseudo Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CYK001M16SCAU-70BAXIT | 制造商:Cypress Semiconductor 功能描述:SRAM ASYNC SGL 3V 16MBIT 1MX16 70NS 48FBGA - Tape and Reel |
| CYK001M16SCCA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16SCCAU | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Memory |
| CYK001M16SCCAU-55BAI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:16-Mbit (1M x 16) Pseudo Static RAM |
| CYK001M16SCCAU-55BAIT | 制造商:Cypress Semiconductor 功能描述:SRAM ASYNC SGL 3V 16MBIT 1MX16 55NS 48FBGA - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。