- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101DXB-BBI (CYPRESS SEMICONDUCTOR CORP) Single-channel HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | CYP15G0101DXB-BBI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Single-channel HOTLink Transceiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA100 |
| 封裝： | 11 X 11 MM, 1.40 MM HEIGHT, BGA-100 |
| 文件頁(yè)數(shù)： | 1/78頁(yè) |
| 文件大小： | 1555K |
| 代理商： | CYP15G0101DXB-BBI |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
PRELIMINARY
Programmable Serial Interface (Frequency Agile Devices)
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
Cypress Semiconductor Corporation
Document #: 38-02044 Rev. **
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised January 29, 2002
Features
200 Mbps–1.5 Gbps, 2.5 Gbps serial signaling rate
Flexible parallel-to-serial conversion in transmit path
Flexible serial-to-parallel conversion in receive path
Multiple selectable loopback/loop-through modes
100k to 200k usable gates of CPLD logic
240k to 480k bits of integrated memory
—192k to 384k bits of synchronous or asynchronous
SRAM
—48k to 96k bits of true Dual-Port or FIFO RAM
Internal transmit and receive PLLs
Logic dedicated Spread Aware PLL
Transmit FIFO for flexible variable phase clocking
Differential CML serial input with internal termination
and DC-restoration
Differential CML serial output with source matched im-
pedance of 50
160–240 user programmable I/Os
AnyVolt I/O interface
—Programmable as 1.8V, 2.5V, 3.3V
Multiple I/O standards
—LVCMOS, LVTTL, 3.3V PCI, SSTL2(I-II), SSTL3(I-II),
HSTL(I-IV), and GTL+
Direct interface to standard fiber-optic modules
Designed to drive:
—fiberoptic modules
—copper cables
—circuit board traces
—backplane links
—box-to-box links
—chip-to-chip communication
Supported standards:
—Fibre Channel
—Gigabit Ethernet
—ESCON
—DVB
—SMPTE 259 and 292
Extremely flexible clocking options
—Four global clocks
—Up to 192 additional product term clocks
—Clock polarity at every register
Carry chain logic for fast and efficient arithmetic oper-
ations
PCI compliant (Rev. 2.2)
JTAG programming interface with boundary scan sup-
port
High-Speed (HS) or Frequency Agile (FA) Programma-
ble Serial Interface (PSI) versions available
Frequency Agile PSI Features
200 Mbps–1.5 Gbps serial signaling rate per channel
Up to eight serial channels available to allow:
—Frequency Agile
—Redundancy
Selectable input and output clocking options
MultiFrame receive framer provides alignment to:
—Bit, byte, half-word, word, multi-word
—COMMA or Full K28.5 detect
—Single or Multi-byte framer for byte alignment
—Low-latency option
Skew alignment support for multiple bytes of offset
Serial Built-In-Self-Test (BIST) for at-speed link testing
Per-channel Link Quality Indicator
—Analog signal detect
—Digital signal detect
—Frequency range detect
High-Speed PSI Features
[1]
2.5 Gbps/channel serial signaling rate
Full Bellcore and ITU jitter compliance
Power-saving mode
Up to two serial channels available to allow:
—High-Bandwidth
—Redundancy
Supported standards:
—InfiniBand
—SONET/SDH OC-48
Development Software
Warp
—
IEEE 1076/1164 VHDL or IEEE 1364 Verilog context
sensitive editing
—
Active-HDL FSM graphical finite state machine
editor
—
Active-HDL SIM post-synthesis timing simulator
—
Architecture Explorer for detailed design analysis
—
Static Timing Analyzer for critical path analysis
—
Available on Windows 95, 98 & NT for $99
—
Supports all Cypress programmable logic products
Note:
1.
For detailed data sheet see
“
High-Speed PSI data sheet.
”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYPOSIC2GVC-K | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CYS25G0101DX | Physical Layer Devices |
| CYS25G01K100 | Physical Layer Devices |
| CYW2315X | |
| CYW2320ZI | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXB-BBXC | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0101DXB-BBXI | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0101DX-EVAL | 功能描述:界面開發(fā)工具 Single Ch HOTLink II XCVR RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CYP15G0201DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
| CYP15G0201DXB_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。