- 您現在的位置：買賣IC網 > PDF目錄367000 > CYP15G0403DXB Physical Layer Devices PDF資料下載
參數資料
| 型號： | CYP15G0403DXB |
| 英文描述： | Physical Layer Devices |
| 中文描述： | 物理層設備 |
| 文件頁數： | 1/78頁 |
| 文件大小： | 1555K |
| 代理商： | CYP15G0403DXB |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
PRELIMINARY
Programmable Serial Interface (Frequency Agile Devices)
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
Cypress Semiconductor Corporation
Document #: 38-02044 Rev. **
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised January 29, 2002
Features
200 Mbps–1.5 Gbps, 2.5 Gbps serial signaling rate
Flexible parallel-to-serial conversion in transmit path
Flexible serial-to-parallel conversion in receive path
Multiple selectable loopback/loop-through modes
100k to 200k usable gates of CPLD logic
240k to 480k bits of integrated memory
—192k to 384k bits of synchronous or asynchronous
SRAM
—48k to 96k bits of true Dual-Port or FIFO RAM
Internal transmit and receive PLLs
Logic dedicated Spread Aware PLL
Transmit FIFO for flexible variable phase clocking
Differential CML serial input with internal termination
and DC-restoration
Differential CML serial output with source matched im-
pedance of 50
160–240 user programmable I/Os
AnyVolt I/O interface
—Programmable as 1.8V, 2.5V, 3.3V
Multiple I/O standards
—LVCMOS, LVTTL, 3.3V PCI, SSTL2(I-II), SSTL3(I-II),
HSTL(I-IV), and GTL+
Direct interface to standard fiber-optic modules
Designed to drive:
—fiberoptic modules
—copper cables
—circuit board traces
—backplane links
—box-to-box links
—chip-to-chip communication
Supported standards:
—Fibre Channel
—Gigabit Ethernet
—ESCON
—DVB
—SMPTE 259 and 292
Extremely flexible clocking options
—Four global clocks
—Up to 192 additional product term clocks
—Clock polarity at every register
Carry chain logic for fast and efficient arithmetic oper-
ations
PCI compliant (Rev. 2.2)
JTAG programming interface with boundary scan sup-
port
High-Speed (HS) or Frequency Agile (FA) Programma-
ble Serial Interface (PSI) versions available
Frequency Agile PSI Features
200 Mbps–1.5 Gbps serial signaling rate per channel
Up to eight serial channels available to allow:
—Frequency Agile
—Redundancy
Selectable input and output clocking options
MultiFrame receive framer provides alignment to:
—Bit, byte, half-word, word, multi-word
—COMMA or Full K28.5 detect
—Single or Multi-byte framer for byte alignment
—Low-latency option
Skew alignment support for multiple bytes of offset
Serial Built-In-Self-Test (BIST) for at-speed link testing
Per-channel Link Quality Indicator
—Analog signal detect
—Digital signal detect
—Frequency range detect
High-Speed PSI Features
[1]
2.5 Gbps/channel serial signaling rate
Full Bellcore and ITU jitter compliance
Power-saving mode
Up to two serial channels available to allow:
—High-Bandwidth
—Redundancy
Supported standards:
—InfiniBand
—SONET/SDH OC-48
Development Software
Warp
—
IEEE 1076/1164 VHDL or IEEE 1364 Verilog context
sensitive editing
—
Active-HDL FSM graphical finite state machine
editor
—
Active-HDL SIM post-synthesis timing simulator
—
Architecture Explorer for detailed design analysis
—
Static Timing Analyzer for critical path analysis
—
Available on Windows 95, 98 & NT for $99
—
Supports all Cypress programmable logic products
Note:
1.
For detailed data sheet see
“
High-Speed PSI data sheet.
”
相關PDF資料 |
PDF描述 |
|---|---|
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
| CYPOSIC2GVC-K | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CYP15G0403DXB_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver |
| CYP15G0403DXB_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver |
| CYP15G0403DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply |
| CYP15G0403DXB-BGC | 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0403DXB-BGI | 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。