- 您現在的位置：買賣IC網 > PDF目錄19023 > DC1370A-J (Linear Technology)BOARD DEMO 65MSPS LTC2258-12 PDF資料下載
參數資料
| 型號： | DC1370A-J |
| 廠商： | Linear Technology |
| 文件頁數： | 15/34頁 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 65MSPS LTC2258-12 |
| 軟件下載： | QuikEval II System |
| 設計資源： | DC1370A Design Files |
| 標準包裝： | 1 |
| 系列： | * |
| 相關產品： | DC718C-ND - DEMO QUIKEVAL-II DATA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC2258-12
LTC2257-12/LTC2256-12
22
225812fd
For more information www.linear.com/LTC2258-12
applicaTions inForMaTion
by mode control register A2 (serial programming mode),
or by CS (parallel programming mode).
Forapplicationswherethesamplerateneedstobechanged
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50%(±5%) duty cycle.
The duty cycle stabilizer should not be used below 5Msps.
DIGITAL OUTPUTS
Digital Output Modes
TheLTC2258-12/LTC2257-12/LTC2256-12canoperatein
three digital output modes: full rate CMOS, double data
rate CMOS (to halve the number of output lines), or double
data rate LVDS (to reduce digital noise in the system). The
output mode is set by mode control register A3 (serial
programming mode), or by SCK (parallel programming
mode).NotethatdoubledatarateCMOScannotbeselected
in the parallel programming mode.
Full-Rate CMOS Mode
In full-rate CMOS mode the 12 digital outputs (D0-D11),
overflow (OF), and the data output clocks (CLKOUT+,
CLKOUT–) have CMOS output levels. The outputs are
powered by OVDD and OGND which are isolated from the
A/D core power and ground. OVDD can range from 1.1V
to 1.9V, allowing 1.2V through 1.8V CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double Data Rate CMOS Mode
In double data rate CMOS mode, two data bits are
multiplexed and output on each data pin. This reduces
the number of data lines by six, simplifying board routing
and reducing the number of input pins needed to receive
the data. The 6 digital outputs (D0_1, D2_3, D4_5, D6_7,
D8_9, D10_11), overflow (OF), and the data output clocks
(CLKOUT+, CLKOUT–) have CMOS output levels. The out-
puts are powered by OVDD and OGND which are isolated
from the A/D core power and ground. OVDD can range
from 1.1V to 1.9V, allowing 1.2V through 1.8V CMOS
logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double Data Rate LVDS Mode
In double data rate LVDS mode, two data bits are
multiplexed and output on each differential output pair.
There are 6 LVDS output pairs (D0_1+/D0_1– through
D10_11+/D10_11–) for the digital output data. Overflow
(OF+/OF–)andthedataoutputclock(CLKOUT+/CLKOUT–)
each have an LVDS output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100 differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
Thiscurrentcanbeadjustedbyseriallyprogrammingmode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100 termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100 termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is increased by 1.6x to maintain about the same output
voltage swing.
Overflow Bit
The overflow output bit (OF) outputs a logic high when
the analog input is either overranged or underranged. The
overflow bit has the same pipeline latency as the data bits.
相關PDF資料 |
PDF描述 |
|---|---|
| 17 | LAMP T1-3/4 WEDGE BASE |
| CL-830-R23-XT | CHROMALIT XT LIGHT SOURCE RND |
| 85- | T1-3/4 28V WEDGE BASE |
| 93 | LAMP INCAND S-8 S.C. BAYONET |
| A3CT-7011 | SWITCH UNIT-IP40 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DC1370A-K | 功能描述:BOARD DEMO 40MSPS LTC2257-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1370A-L | 功能描述:BOARD DEMO 25MSPS LTC2256-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1370A-M | 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718 |
| DC1370A-N | 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718 |
| DC1371A | 功能描述:BOARD USB DATA ACQUISITION HS RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
發布緊急采購，3分鐘左右您將得到回復。