欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: DC1370A-K
廠商: Linear Technology
文件頁數(shù): 18/34頁
文件大小: 0K
描述: BOARD DEMO 40MSPS LTC2257-12
軟件下載: QuikEval II System
設(shè)計資源: DC1370A Design Files
標(biāo)準(zhǔn)包裝: 1
系列: *
相關(guān)產(chǎn)品: DC718C-ND - DEMO QUIKEVAL-II DATA
LTC2258-12
LTC2257-12/LTC2256-12
25
225812fd
For more information www.linear.com/LTC2258-12
The digital output is decoded at the receiver by inverting
the odd bits (D1, D3, D5, D7, D9, D11). The alternate
bit polarity mode is independent of the digital output
randomizer—either, both or neither function can be on
at the same time. When alternate bit polarity mode is on,
the data format is offset binary and the 2’s complement
control bit has no effect. The alternate bit polarity mode is
enabledbyseriallyprogrammingmodecontrolregisterA4.
Digital Output Test Patterns
To allow in-circuit testing of the digital interface to the
A/D, there are several test modes that force the A/D data
outputs (OF, D11-D0) to known values:
All 1s: All outputs are 1
All 0s: All outputs are 0
Alternating: Outputs change from all 1s to all 0s on
alternating samples
Checkerboard: Outputs change from 1010101010101
to 0101010101010 on alternating samples
The digital output test patterns are enabled by serially
programming mode control register A4. When enabled,
the test patterns override all other formatting modes: 2’s
complement, randomizer, alternate-bit-polarity.
Output Disable
The digital outputs may be disabled by serially program-
mingmodecontrolregisterA3.Alldigitaloutputsincluding
OFandCLKOUTaredisabled.Thehighimpedancedisabled
state is intended for long periods of inactivity—it is too
slow to multiplex a data bus between multiple converters
at full speed.
Sleep and Nap Modes
The A/D may be placed in sleep or nap modes to conserve
power. In sleep mode the entire A/D converter is powered
down,resultingin0.5mWpowerconsumption.Sleepmode
is enabled by mode control register A1 (serial program-
ming mode), or by SDI (parallel programming mode).
The amount of time required to recover from sleep mode
depends on the size of the bypass capacitors on VREF,
REFH, and REFL. For the suggested values in Figure 8,
the A/D will stabilize after 2ms.
InnapmodetheA/Dcoreispowereddownwhiletheinternal
referencecircuitsstayactive,allowingfasterwake-upthan
from sleep mode. Recovering from nap mode requires at
least 100 clock cycles. If the application demands very
accurate DC settling then an additional 50s should be
allowedsotheon-chipreferencescansettlefromtheslight
temperature shift caused by the change in supply current
as the A/D leaves nap mode. Nap mode is enabled by mode
control register A1 in the serial programming mode.
DEVICE PROGRAMMING MODES
The operating modes of the LTC2258-12/LTC2257-12/
LTC2256-12 can be programmed by either a parallel
interface or a simple serial interface. The serial interface
has more flexibility and can program all available modes.
Theparallelinterfaceismorelimitedandcanonlyprogram
some of the more commonly used modes.
Parallel Programming Mode
To use the parallel programming mode, PAR/SER should
be tied to VDD. The CS, SCK and SDI pins are binary logic
inputs that set certain operating modes. These pins can
be tied to VDD or ground, or driven by 1.8V, 2.5V or 3.3V
CMOS logic. Table 2 shows the modes set by CS, SCK
and SDI.
Table 2. Parallel Programming Mode Control Bits (PAR/SER = VDD)
PIN
DESCRIPTION
CS
Clock Duty Cycle Stabilizer Control Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
SCK
Digital Output Mode Control Bit
0 = Full-Rate CMOS Output Mode
1 = Double Data Rate LVDS Output Mode
(3.5mA LVDS Current, Internal Termination Off)
SDI
Power Down Control Bit
0 = Normal Operation
1 = Sleep Mode
applicaTions inForMaTion
相關(guān)PDF資料
PDF描述
7239 LAMP INCAND T-1 5V SUB MIDGET
A3CT-7111 SWITCH UNIT-IP40
1.30242.2122200 SWITCH SEL LTCH ILLM 1X90 FORM V
DC1369A-G BOARD DEMO 125MSPS LTC2261-12
8097 T-1 12V .050" BI-PIN BASE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1370A-L 功能描述:BOARD DEMO 25MSPS LTC2256-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC1370A-M 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718
DC1370A-N 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718
DC1371A 功能描述:BOARD USB DATA ACQUISITION HS RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC1379A 功能描述:BOARD EVAL LTM8025 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC(離線)SMPS 系列:µModule® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:DC/DC,步降 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):降壓 頻率 - 開關(guān):250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND
主站蜘蛛池模板: 佛教| 辽宁省| 上思县| 红安县| 清苑县| 黑山县| 蕲春县| 阿拉尔市| 丰顺县| 罗甸县| 化州市| 义乌市| 金秀| 巴南区| 沂水县| 华蓥市| 安新县| 夏津县| 陆川县| 益阳市| 登封市| 醴陵市| 深水埗区| 临西县| 依安县| 龙口市| 香港 | 合肥市| 泌阳县| 迁安市| 宝应县| 福鼎市| 水富县| 白玉县| 万源市| 蚌埠市| 永靖县| 新兴县| 石狮市| 炎陵县| 响水县|