欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看
- 您現在的位置：買賣IC網 > PDF目錄19027 > DC1525A-C (Linear Technology)BOARD DEMO 80MSPS LTC2173-14 PDF資料下載
參數資料
| 型號： | DC1525A-C |
| 廠商： | Linear Technology |
| 文件頁數： | 8/34頁 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 80MSPS LTC2173-14 |
| 軟件下載： | QuikEval II System |
| 設計資源： | DC1525A Design Files |
| 標準包裝： | 1 |
| 系列： | * |
| 相關產品： | DC1371A-ND - BOARD USB DATA ACQUISITION HS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC2175-14/
LTC2174-14/LTC2173-14
16
21754314fa
pin FuncTions
AIN1+ (Pin 1): Channel 1 Positive Differential Analog
Input.
AIN1–(Pin2):Channel1NegativeDifferentialAnalogInput.
VCM12 (Pin 3): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 1 and 2. Bypass
to ground with a 0.1F ceramic capacitor.
AIN2+ (Pin 4): Channel 2 Positive Differential Analog
Input.
AIN2–(Pin5):Channel2NegativeDifferentialAnalogInput.
REFH (Pins 6,7): ADC High Reference. Bypass to pins 8, 9
with a 2.2F ceramic capacitor and to ground with a 0.1F
ceramic capacitor.
REFL (Pins 8,9): ADC Low Reference. Bypass to pins 6, 7
with a 2.2F ceramic capacitor and to ground with a 0.1F
ceramic capacitor.
AIN3+(Pin10):Channel3PositiveDifferentialAnalogInput.
AIN3–(Pin11):Channel3NegativeDifferentialAnalogInput.
VCM34 (Pin 12): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 3 and 4. Bypass
to ground with a 0.1F ceramic capacitor.
AIN4+(Pin13):Channel4PositiveDifferentialAnalogInput.
AIN4–(Pin14):Channel4NegativeDifferentialAnalogInput.
VDD (Pins 15, 16, 51, 52): 1.8V Analog Power Supply.
Bypass to ground with 0.1F ceramic capacitors. Adjacent
pins can share a bypass capacitor.
ENC+ (Pin 17): Encode Input. Conversion starts on the
rising edge.
ENC– (Pin 18): Encode Complement Input. Conversion
starts on the falling edge.
CS (Pin 19): In serial programming mode, (PAR/SER =
0V), CS is the serial interface chip select input. When CS is
low, SCK is enabled for shifting data on SDI into the mode
controlregisters.Intheparallelprogrammingmode(PAR/
SER = VDD), CS selects 2-lane or 1-lane output mode. CS
can be driven with 1.8V to 3.3V logic.
SCK (Pin 20): In serial programming mode, (PAR/SER =
0V), SCK is the serial interface clock input. In the parallel
programming mode (PAR/SER = VDD), SCK selects 3.5mA
or 1.75mA LVDS output currents. SCK can be driven with
1.8V to 3.3V logic.
SDI (Pin 21): In serial programming mode, (PAR/SER =
0V), SDI is the serial interface data Input. Data on SDI is
clocked into the mode control registers on the rising edge
of SCK. In the parallel programming mode (PAR/SER =
VDD), SDI can be used to power down the part. SDI can
be driven with 1.8V to 3.3V logic.
GND (Pins 22, 45, 49): ADC Power Ground.
OGND (Pin 33): Output Driver Ground. Must be shorted
to the ground plane by a very low inductance path. Use
multiple vias close to the pin.
OVDD (Pin 34): Output Driver Supply. Bypass to ground
with a 0.1F ceramic capacitor.
SDO (Pin 46): In serial programming mode, (PAR/SER
= 0V), SDO is the optional serial interface data output.
Data on SDO is read back from the mode control regis-
ters and can be latched on the falling edge of SCK. SDO
is an open-drain NMOS output that requires an external
2k pull-up resistor to 1.8V – 3.3V. If read back from the
mode control registers is not needed, the pull-up resistor
is not necessary and SDO can be left unconnected. In the
parallel programming mode (PAR/SER = VDD), SDO is an
input that enables internal 100 termination resistors on
the digital outputs. When used as an input, SDO can be
driven with 1.8V to 3.3V logic through a 1k series resistor.
PAR/SER (Pin 47): Programming Mode Selection Pin.
Connecttogroundtoenabletheserialprogrammingmode.
CS, SCK, SDI, SDO become a serial interface that control
the A/D operating modes. Connect to VDD to enable the
parallel programming mode where CS, SCK, SDI, SDO
become parallel logic inputs that control a reduced set of
the A/D operating modes. PAR/SER should be connected
directly to ground or the VDD of the part and not be driven
by a logic signal.
VREF(Pin48):ReferenceVoltageOutput.Bypasstoground
with a 1F ceramic capacitor, nominally 1.25V.
相關PDF資料 |
PDF描述 |
|---|---|
| SM2420L | LAMP T-1.5 TELE SLIDE 24V .02A |
| SM1250L | LAMP T-1.5 TELE SLIDE 12V .05A |
| SM2420M | LAMP T1.25 TELE SLIDE 24V .02A |
| SM1250M | LAMP T1.25 TELE SLIDE 12V .05A |
| SM1240M | LAMP T1.25 TELE SLIDE 12V .04A |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DC1525A-D | 功能描述:BOARD DEMO 65MSPS LTC2172-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1525A-E | 功能描述:BOARD DEMO 40MSPS LTC2171-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1525A-F | 功能描述:BOARD DEMO 25MSPS LTC2170-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1525A-G | 功能描述:BOARD DEMO 125MSPS LTC2175-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
| DC1525A-H | 功能描述:BOARD DEMO 105MSPS LTC2174-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
發布緊急采購，3分鐘左右您將得到回復。