欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: DC1620A-I
廠商: Linear Technology
文件頁數: 18/38頁
文件大小: 0K
描述: BOARD DEMO 80MSPS LTC2143-14
軟件下載: QuikEval II System
設計資源: DC1620A Design Files
DC1620A Schematic
標準包裝: 1
系列: *
相關產品: DC890B-ND - BOARD USB DATA COLLECTION
25
21454314fa
LTC2145-14/
LTC2144-14/LTC2143-14
APPLICATIONS INFORMATION
Phase Shifting the Output Clock
In full rate CMOS mode the data output bits normally
change at the same time as the falling edge of CLKOUT+,
so the rising edge of CLKOUT+ can be used to latch the
output data. In double data rate CMOS and LVDS modes
the data output bits normally change at the same time as
the falling and rising edges of CLKOUT+. To allow adequate
set-up and hold time when latching the data, the CLKOUT+
signal may need to be phase shifted relative to the data
output bits. Most FPGAs have this feature; this is generally
the best place to adjust the timing.
The LTC2145-14/LTC2144-14/LTC2143-14 can also phase
shift the CLKOUT+/CLKOUTsignals by serially program-
ming mode control register A2. The output clock can be
shifted by 0°, 45°, 90°, or 135°. To use the phase shift-
ing feature the clock duty cycle stabilizer must be turned
on. Another control register bit can invert the polarity of
CLKOUT+ and CLKOUT, independently of the phase shift.
The combination of these two features enables phase shifts
of 45° up to 315° (Figure 14).
DATA FORMAT
Table 1 shows the relationship between the analog input
voltage, the digital data output bits and the overflow bit.
By default the output data format is offset binary. The 2’s
complement format can be selected by serially program-
ming mode control register A4.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(2V Range)
OF
D13-D0
(OFFSET BINARY)
D13-D0
(2’s COMPLEMENT)
>1.000000V
+0.999878V
+0.999756V
1
0
11 1111 1111 1111
11 1111 1111 1110
01 1111 1111 1111
01 1111 1111 1110
+0.000122V
+0.000000V
–0.000122V
–0.000244V
0
10 0000 0000 0001
10 0000 0000 0000
01 1111 1111 1111
01 1111 1111 1110
00 0000 0000 0001
00 0000 0000 0000
11 1111 1111 1111
11 1111 1111 1110
–0.999878V
–1.000000V
≤–1.000000V
0
1
00 0000 0000 0001
00 0000 0000 0000
10 0000 0000 0001
10 0000 0000 0000
CLKOUT+
D0-D13, OF
PHASE
SHIFT
45°
90°
135°
180°
225°
270°
315°
CLKINV
0
1
CLKPHASE1
MODE CONTROL BITS
0
1
0
1
CLKPHASE0
0
1
0
1
0
1
0
1
21454314 F14
ENC+
Figure 14. Phase Shifting CLKOUT
相關PDF資料
PDF描述
2233 LAMP INCAND S-8 BAYONET 28V
DC1620A-H BOARD DEMO 105MSPS LTC2144-14
1691 LAMP INCAND S-8 BAYONET 28V
KC2520B24.0000C10E00 OSCILLATOR 24.0000MHZ SMD
DC919A-F BOARD DEMO 16BIT MSPS LTC2202
相關代理商/技術參數
參數描述
DC1620A-J 功能描述:BOARD DEMO 65MSPS LTC2142-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
DC1620A-K 功能描述:BOARD DEMO 40MSPS LTC2141-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
DC1620A-L 功能描述:BOARD DEMO 25MSPS LTC2140-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
DC1620A-M 功能描述:BOARD DEMO 125MSPS LTC2145-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
DC1620A-N 功能描述:BOARD DEMO 105MSPS LTC2144-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
主站蜘蛛池模板: 赣州市| 万州区| 思南县| 荥经县| 平陆县| 霍州市| 池州市| 阜宁县| 永年县| 丘北县| 海阳市| 方正县| 兴海县| 沁源县| 东兴市| 东阳市| 石棉县| 融水| 无棣县| 天祝| 清水河县| 修武县| 丹巴县| 宜君县| 佳木斯市| 仙桃市| 泸溪县| 天等县| 青铜峡市| 城市| 怀仁县| 深州市| 清水河县| 巴里| 都兰县| 桂平市| 兴国县| 惠水县| 淅川县| 喀喇| 盐边县|