欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: DJLXT972MPCA4
廠商: Intel Corp.
英文描述: Single-Port 10/100 Mbps PHY Transceiver
中文描述: 單端口10/100 Mbps的物理層收發(fā)器
文件頁數(shù): 51/92頁
文件大小: 666K
代理商: DJLXT972MPCA4
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
51
5.8.4
10BASE-T Link Integrity Test
In 10BASE-T mode, the LXT972M Transceiver always transmits link pulses.
If the Link Integrity Test function is enabled (the normal configuration), the LXT972M
Transceiver monitors the connection for link pulses. Once link pulses are detected, data
transmission is enabled and remains enabled as long as either the link pulses or data
transmission continue. If the link pulses stop, the data transmission is disabled.
If the Link Integrity Test function is disabled (which can be done by setting Configuration
Register bit 16.14 to ‘1’), the LXT972M Transceiver transmits to the connection regardless of
detected link pulses.
5.8.5
Link Failure
Link failure occurs if the Link Integrity Test is enabled and link pulses or packets stop being
received. If this condition occurs, the LXT972M Transceiver returns to the auto-negotiation phase
if auto-negotiation is enabled. If the Link Integrity Test function is disabled by setting
Configuration Register bit 16.14 to ‘1’, the LXT972M Transceiver transmits packets, regardless of
link status.
5.8.6
10BASE-T SQE (Heartbeat)
By default, the Signal Quality Error (SQE) or heartbeat function is disabled on the LXT972M
Transceiver. To enable this function, set Register bit 16.9 = 1. When this function is enabled, the
LXT972M Transceiver asserts its COL output for 5 to 15 bit times (BT) after each packet.
5.8.7
10BASE-T Jabber
If a transmission exceeds the jabber timer, the LXT972M Transceiver disables the transmit and
loopback functions. For jabber timing parameters, see
Figure 26, “Intel LXT972M Transceiver
10BASE-T Jabber and Unjabber Timing” on page 69
.
The LXT972M Transceiver automatically exits jabber mode after the unjabber time has expired.
This function can be disabled by setting Register bit 16.10 = 1.
5.8.8
10BASE-T Polarity Correction
The LXT972M Transceiver automatically detects and corrects for the condition in which the
receive signal (TPIP/N) is inverted. Reversed polarity is detected if eight inverted link pulses - or
four inverted end-of-frame (EOF) markers - are received consecutively. If link pulses or data are
not received by the maximum receive time-out period (96 to 128 ms), the polarity state is reset to a
non-inverted state. When polarity reversal is detected in 10BASE-T operation, register 17.5 is set
to 1. (For details, see bit 17.5 in
Table 52, “Status Register #2 - Address 17, Hex 11” on page 85
.)
相關(guān)PDF資料
PDF描述
DJLXT972MPEA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQAA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQCA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQEA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTAA4 Single-Port 10/100 Mbps PHY Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DJLXT972MPEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
主站蜘蛛池模板: 夏河县| 且末县| 万安县| 新蔡县| 汾西县| 满城县| 衡南县| 博兴县| 宿州市| 闵行区| 夏河县| 连平县| 湛江市| 通辽市| 楚雄市| 呼玛县| 永昌县| 仁寿县| 泰兴市| 资中县| 迁安市| 确山县| 犍为县| 吴堡县| 密云县| 郑州市| 泸溪县| 泸州市| 武邑县| 包头市| 德惠市| 海口市| 河南省| 大安市| 宁夏| 广平县| 宁晋县| 资兴市| 锡林郭勒盟| 胶南市| 新民市|