- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376727 > DJLXT972MPEA4 (Intel Corp.) Single-Port 10/100 Mbps PHY Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | DJLXT972MPEA4 |
| 廠商： | Intel Corp. |
| 英文描述： | Single-Port 10/100 Mbps PHY Transceiver |
| 中文描述： | 單端口10/100 Mbps的物理層收發(fā)器 |
| 文件頁數(shù)： | 52/92頁 |
| 文件大小： | 666K |
| 代理商： | DJLXT972MPEA4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
52
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.9
Monitoring Operations
5.9.1
Monitoring Auto-Negotiation
Auto-negotiation can be monitored as follows:
Register bit 17.7 is set to ‘1’ once the auto-negotiation process is completed.
Register bits 1.2 and 17.10 are set to ‘1’ once the link is established.
Register bits 17.14 and 17.9 can be used to determine the link operating conditions (speed and
duplex).
Note:
When the LXT972M Transceiver detects incorrect polarity for a 10BASE-T operation, Register bit
17.5 is set to ‘1’.
5.9.2
Monitoring Next Page Exchange
The LXT972M Transceiver offers an Alternate Next Page mode to simplify the next page
exchange process. Normally, Register bit 6.1 (Page Received) remains set until read. When
Alternate Next Page mode is enabled, Register bit 6.1 is automatically cleared whenever a new
negotiation process takes place. This action prevents the user from reading an old value in bit 6.1
and assuming that Registers 5 and 8 (Partner Ability) contain valid information. Additionally, the
LXT972M Transceiver uses Register bit 6.5 to indicate when the current received page is the base
page. This information is useful for recognizing when next pages must be resent due to a new
negotiation process starting. Register bits 6.1 and 6.5 are cleared when read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJLXT972MQAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MQCA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MQEA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MTAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MTCA4 | Single-Port 10/100 Mbps PHY Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJLXT972MQAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MQCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MQEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MTAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MTCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。