欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： DJLXT972MTAA4
廠商： Intel Corp.
英文描述： Single-Port 10/100 Mbps PHY Transceiver
中文描述： 單端口10/100 Mbps的物理層收發(fā)器
文件頁(yè)數(shù)： 16/92頁(yè)
文件大小： 666K
代理商： DJLXT972MTAA4
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
16
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
Table 4
lists signal descriptions of the LXT972M Transceiver MII data interface pins.
Table 4. Intel
LXT972M Transceiver MII Data Interface Signal Descriptions
LQFP
Pin#
Symbol
Type
Signal Description
47
46
45
44
TXD3
TXD2
TXD1
TXD0
I
Transmit Data.
TXD is a group of parallel data signals that are driven by the MAC.
TXD[3:0] transition synchronously with respect to TX_CLK.
TXD[0] is the least-significant bit.
43
TX_EN
I
Transmit Enable.
The MAC asserts this signal when it drives valid data on TXD.
This signal must be synchronized to TX_CLK.
42
TX_CLK
O
Transmit Clock.
TX_CLK is sourced by the PHY in both 10 and 100 Mbps
operations.
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
33
34
35
36
RXD3
RXD2
RXD1
RXD0
O
Receive Data.
RXD is a group
of parallel signals that transition synchronously with
respect to RX_CLK.
RXD[0] is the least-significant bit.
37
RX_DV
O
Receive Data Valid.
The LXT972M Transceiver asserts this signal when it drives valid
data on RXD.
This output is synchronous to RX_CLK.
41
RX_ER
O
Receive Error.
Signals a receive error condition has occurred.
This output is synchronous to RX_CLK.
40
RX_CLK
O
Receive Clock.
25 MHz for 100 Mbps operation.
2.5 MHz for 10 Mbps operation.
For details, see
“Clock Requirements” on page 28
in
Chapter 5.0,
“Functional Description”
.
48
COL
O
Collision Detected
.
The LXT972M Transceiver asserts this output when a collision is
detected.
This output remains High for the duration of the collision.
This signal is asynchronous and is inactive during full- duplex
operation.
1
CRS
O
Carrier Sense
.
During half-duplex operation (Register bit 0.8 = 0), the LXT972M
Transceiver asserts this output when either transmitting or receiving
data packets.
During full-duplex operation (Register bit 0.8 = 1), CRS is asserted
only during receive.
CRS assertion is asynchronous with respect to RX_CLK. CRS is
de-asserted on loss of carrier, synchronous to RX_CLK.
相關(guān)PDF資料
PDF描述
DJLXT972MTCA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTEA4 Single-Port 10/100 Mbps PHY Transceiver
DK015L Teccor manufactures 15 A rms to 25 A rms rectifiers with voltages rated from 200V to 1000V
DK020L Teccor manufactures 15 A rms to 25 A rms rectifiers with voltages rated from 200V to 1000V
DK025L Teccor manufactures 15 A rms to 25 A rms rectifiers with voltages rated from 200V to 1000V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DJLXT972MTCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXTEAD0QE000 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers
DJLXTEAD0QE001 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers
DJLXTEAD0SE000 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 武汉市| 彭水| 榆树市| 寿阳县| 台南县| 鹤庆县| 若尔盖县| 成都市| 安阳县| 泌阳县| 东乡| 正蓝旗| 昂仁县| 南和县| 丘北县| 金华市| 年辖：市辖区| 崇州市| 峡江县| 咸宁市| 赣榆县| 延寿县| 新民市| 昌黎县| 毕节市| 阿勒泰市| 武强县| 双柏县| 昆山市| 吉林省| 南安市| 县级市| 景谷| 玛多县| 根河市| 滨海县| 棋牌| 高州市| 大足县| 营口市| 裕民县|