- 您現在的位置：買賣IC網 > PDF目錄376778 > DM7474M (FAIRCHILD SEMICONDUCTOR CORP) Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs PDF資料下載
參數資料
| 型號： | DM7474M |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| 中文描述： | TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| 封裝： | 0.150 INCH, MS-012, SOIC-14 |
| 文件頁數： | 1/5頁 |
| 文件大小： | 51K |
| 代理商： | DM7474M |
2000 Fairchild Semiconductor Corporation
DS006526
www.fairchildsemi.com
September 1986
Revised February 2000
D
DM7474
Dual Positive-Edge-Triggered D-Type Flip-Flops with
Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D-type flip-flops with complementary outputs. The
information on the D input is accepted by the flip-flops on
the positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as the data
setup and hold times are not violated. A LOW logic level on
the preset or clear inputs will set or reset the outputs
regardless of the logic levels of the other inputs.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
H
=
HIGH Logic Level
X
=
Either LOW or HIGH Logic Level
L
=
LOW Logic Level
↑
=
Positive-going transition of the clock.
Q
0
=
The output logic level of Q before the indicated input conditions were
established.
Note 1:
This configuration is nonstable; that is, it will not persist when either
the preset and/or clear inputs return to their inactive (HIGH) level.
Order Number
DM7474M
DM7474N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
PR
L
H
L
CLR
H
L
L
CLK
X
X
X
D
X
X
X
Q
H
L
H
Q
L
H
H
(Note 1)
H
L
Q
0
(Note 1)
L
H
Q
0
H
H
H
H
H
H
↑
↑
L
H
L
X
相關PDF資料 |
PDF描述 |
|---|---|
| DM7474N | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| DM7476 | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs(雙主從J-K觸發器(帶預置、清除端和互補輸出)) |
| DM7476N | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs |
| DM7486 | Quad 2-Input Exclusive-OR Gate(四2輸入異或門) |
| DM7486N | Quad 2-Input Exclusive-OR Gate |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DM7474MX | 功能描述:觸發器 RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| DM7474N | 功能描述:觸發器 Dl JK M/S Flip Flop RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| DM7474N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
| DM7474N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
| DM7475 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:QUAD LATCHES |
發布緊急采購，3分鐘左右您將得到回復。