欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: DM74ALS138N
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: 3 to 8 Line Decoder/Demultiplexer
中文描述: ALS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
封裝: 0.300 INCH, PLASTIC, MS-001, DIP-16
文件頁數: 1/6頁
文件大小: 66K
代理商: DM74ALS138N
2000 Fairchild Semiconductor Corporation
DS006111
www.fairchildsemi.com
September 1986
Revised February 2000
D
DM74ALS138
3 to 8 Line Decoder/Demultiplexer
General Description
These Schottky-clamped circuits are designed to be used
in high-performance memory-decoding or data-routing
applications, requiring very short propagation delay times.
In high-performance memory systems these decoders can
be used to minimize the effects of system decoding. When
used with high-speed memories, the delay times of these
decoders are usually less than the typical access time of
the memory. This means that the effective system delay
introduced by the decoder is negligible.
The DM74ALS138 decodes one-of-eight lines, based upon
the conditions at the three binary select inputs and the
three enable inputs. Two active-LOW and one active-HIGH
enable inputs reduce the need for external gates or invert-
ers when expanding. A 24-line decoder can be imple-
mented with no external inverters, and 32-line decoder
requires only one inverter. An enable input can be used as
a data input for demultiplexing applications.
This decoder/demultiplexer features fully buffered inputs,
presenting only one normalized load to its driving circuit. All
inputs are clamped with high-performance Schottky diodes
to suppress line-ringing and simplify system design.
Features
I
Designed specifically for high speed:
Memory decoders
Data transmission systems
I
3- to 8-line decoder incorporates 3 enable inputs to sim-
plify cascading and/or data reception
I
Low power dissipation…23 mW typ
I
Switching specifications guaranteed over full tempera-
ture and V
CC
range
I
Advanced oxide-isolated, ion-implanted Schottky TTL
process
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Note 1:
G2
=
G2A
+
G2B
Order Number
DM74ALS138M
DM74ALS138SJ
DM74ALS138N
Package Number
M16A
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Enable
Select
Outputs
Inputs
Inputs
G1
G2
(Note 1)
H
X
L
L
L
L
L
L
L
L
C
B
A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
X
L
H
H
H
H
H
H
H
H
X
X
L
L
L
L
H
H
H
H
X
X
L
L
H
H
L
L
H
H
X
X
L
H
L
H
L
H
L
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
相關PDF資料
PDF描述
DM74ALS138SJ 3 to 8 Line Decoder/Demultiplexer
DM74ALS138SJX 3-To-8-Line Demultiplexer
DM74ALS14 Replaced by SN74LVC74A : Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear And Preset 14-SOIC -40 to 85
DM74ALS14M Hex Inverter with Schmitt Trigger Inputs
DM74ALS14SJX CERAMIC CHIP/MIL-PRF-55681
相關代理商/技術參數
參數描述
DM74ALS138N 制造商:Fairchild Semiconductor Corporation 功能描述:IC DECODERS/ENCODERS/MULTIPLEXERS/DEMUL
DM74ALS138N 制造商:Fairchild Semiconductor Corporation 功能描述:IC 74ALS TTL 74ALS138 DIP16 5V
DM74ALS138N/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-To-8-Line Demultiplexer
DM74ALS138N/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-To-8-Line Demultiplexer
DM74ALS138N_Q 功能描述:編碼器、解碼器、復用器和解復用器 3-to-8 Ln Dec/Demul RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
主站蜘蛛池模板: 天等县| 涞源县| 祁门县| 平罗县| 陵水| 嘉峪关市| 甘洛县| 浦江县| 岳池县| 洪洞县| 台东市| 武城县| 三穗县| 平凉市| 曲靖市| 福安市| 温泉县| 乳源| 桂东县| 松溪县| 尖扎县| 浏阳市| 凤阳县| 安西县| 江孜县| 建水县| 宁都县| 当雄县| 土默特左旗| 红桥区| 古田县| 益阳市| 桓台县| 双辽市| 增城市| 德格县| 陆良县| 信丰县| 鲜城| 天台县| 德江县|