- 您現在的位置：買賣IC網 > PDF目錄21344 > DSPIC33FJ128GP706A-I/MR (Microchip Technology)IC DSPIC MCU/DSP 128K 64-QFN PDF資料下載
參數資料
| 型號： | DSPIC33FJ128GP706A-I/MR |
| 廠商： | Microchip Technology |
| 文件頁數： | 17/90頁 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 128K 64-QFN |
| 特色產品： | PIC24FJ/33FJ MCUs & dsPIC? DSCs |
| 標準包裝： | 40 |
| 系列： | dsPIC™ 33F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 40 MIP |
| 連通性： | CAN，I²C，IrDA，LIN，SPI，UART/USART |
| 外圍設備： | AC'97，欠壓檢測/復位，DMA，I²S，POR，PWM，WDT |
| 輸入/輸出數： | 53 |
| 程序存儲器容量： | 128KB（128K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 18x10b/12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 包裝： | 管件 |
| 產品目錄頁面： | 654 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
dsPIC33F
DS70155C-page 22
Preliminary
2005 Microchip Technology Inc.
7.0
DEVICE POWER MANAGEMENT
Power
management
services
provided
by
the
dsPIC33F devices include:
Real-Time Clock Source Switching
Power-Saving Modes
7.1
Real-Time Clock Source Switching
Configuration bits determine the clock source upon
Power-on Reset (POR) and Brown-out Reset (BOR).
Thereafter, the clock source can be changed between
permissible clock sources. The OSCCON register
controls the clock switching and reflects system clock
related status bits. To reduce power consumption, the
user can switch to a slower clock source.
7.2
Power-Saving Modes
The dsPIC33F devices have two reduced power
modes that can be entered through execution of the
PWRSAV
instruction.
Sleep Mode: The CPU, system clock source and
any peripherals that operate on the system clock
source are disabled. This is the lowest power
mode of the device.
Idle Mode: The CPU is disabled but the system
clock source continues to operate. Peripherals
continue to operate but can optionally be disabled.
Doze Mode: The CPU clock is temporarily slowed
down relative to the peripheral clock by a
user-selectable factor.
These modes provide an effective way to reduce power
consumption during periods when the CPU is not in use.
7.2.1
SLEEP MODE
When the device enters Sleep mode:
System clock source is shut down. If an on-chip
oscillator is used, it is turned off.
Device current consumption is at minimum
provided that no I/O pin is sourcing current.
Fail-Safe Clock Monitor (FSCM) does not operate
during Sleep mode because the system clock
source is disabled.
LPRC clock continues to run in Sleep mode if the
WDT is enabled.
BOR circuit, if enabled, remains operative during
Sleep mode
WDT, if enabled, is automatically cleared prior to
entering Sleep mode.
Some peripherals may continue to operate in
Sleep mode. These peripherals include I/O pins
that detect a change in the input signal, or
peripherals that use an external clock input. Any
peripheral that is operating on the system clock
source is disabled in Sleep mode.
The processor exits (wakes up) from Sleep on one of
these events:
Any interrupt source that is individually enabled
Any form of device Reset
A WDT time-out
7.2.2
IDLE MODE
When the device enters Idle mode:
CPU stops executing instructions
WDT is automatically cleared
System clock source remains active
Peripheral modules, by default, continue to
operate normally from the system clock source
Peripherals, optionally, can be shut down in Idle
mode using their ‘stop-in-idle’ control bit.
If the WDT or FSCM is enabled, the LPRC also
remains active
The processor wakes from Idle mode on these events:
Any interrupt that is individually enabled
Any source of device Reset
A WDT time-out
Upon wake-up from Idle, the clock is re-applied to the
CPU and instruction execution begins immediately
starting with the instruction following the PWRSAV
instruction, or the first instruction in the Interrupt
Service Routine (ISR).
7.2.3
DOZE MODE
The Doze mode provides the user software the ability
to temporarily reduce the processor instruction cycle
frequency relative to the peripheral frequency. Clock
frequency ratios of 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64
and 1:128 are supported.
For example, suppose the device is operating at
20 MIPS and the CAN module has been configured for
500 kbps bit rate based on this device operating speed.
If the device is now placed in Doze mode with a clock
frequency ratio of 1:4, the CAN module will continue to
communicate at the required bit rate of 500 kbps, but
the CPU now starts executing instructions at a
frequency of 5 MIPS.
This feature further reduces the power consumption
during periods where relatively less CPU activity is
required.
When the device is operating in Doze mode, the
hardware
ensures
that
there
is
no
loss
of
synchronization between peripheral events and SFR
accesses by the CPU.
相關PDF資料 |
PDF描述 |
|---|---|
| REC5-053.3SRW/H4/A/CTRL | CONV DC/DC 5W 4.5-9VIN 3.3VOUT |
| P51-200-G-D-MD-5V-000-000 | SENSOR 200PSI 7/16-20UNF 1-5V |
| SMBJ30A-13-F | TVS UNIDIRECT 600W 30V SMB |
| P51-200-S-C-P-20MA-000-000 | SENSOR 200PSIS M12 4-20 MA |
| DSPIC33FJ64GS606-50I/MR | IC DSPIC MCU/DSP 64KB 64-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| dsPIC33FJ128GP706AT-I/MR | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706AT-I/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16Bit 40MIPS 128KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706-E/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU DSP 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706-I/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40 MIPS 128KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPIC33FJ128GP706-I/PTB22 | 制造商:Microchip Technology Inc 功能描述:MCCDSPIC33FJ128GP706-I/PTB22 CISCO CUSTO |
發布緊急采購，3分鐘左右您將得到回復。