- 您現在的位置：買賣IC網 > PDF目錄21344 > DSPIC33FJ128GP706A-I/MR (Microchip Technology)IC DSPIC MCU/DSP 128K 64-QFN PDF資料下載
參數資料
| 型號： | DSPIC33FJ128GP706A-I/MR |
| 廠商： | Microchip Technology |
| 文件頁數： | 89/90頁 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 128K 64-QFN |
| 特色產品： | PIC24FJ/33FJ MCUs & dsPIC? DSCs |
| 標準包裝： | 40 |
| 系列： | dsPIC™ 33F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 40 MIP |
| 連通性： | CAN，I²C，IrDA，LIN，SPI，UART/USART |
| 外圍設備： | AC'97，欠壓檢測/復位，DMA，I²S，POR，PWM，WDT |
| 輸入/輸出數： | 53 |
| 程序存儲器容量： | 128KB（128K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 18x10b/12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 包裝： | 管件 |
| 產品目錄頁面： | 654 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當前第89頁第90頁
2005 Microchip Technology Inc.
Preliminary
DS70155C-page 7
dsPIC33F
3.0
CPU ARCHITECTURE
3.1
Overview
The dsPIC33F CPU module has a 16-bit (data)
modified Harvard architecture with an enhanced
instruction set, including significant support for DSP.
The CPU has a 24-bit instruction word with a variable
length opcode field. The Program Counter (PC) is
23 bits wide and addresses up to 4M x 24 bits of user
program memory space. The actual amount of program
memory implemented, as illustrated in Figure 3-1,
varies from one device to another. A single-cycle
instruction prefetch mechanism is used to help
maintain
throughput
and
provides
predictable
execution. All instructions execute in a single cycle,
with the exception of instructions that change the
program
flow,
the
double
word
move
(MOV.D)
instruction and the table instructions. Overhead-free
program loop constructs are supported using the DO
and
REPEAT
instructions,
both
of
which
are
interruptible at any point.
The dsPIC33F devices have sixteen 16-bit working
registers in the programmer’s model. Each of the
working registers can serve as a data, address or
address offset register. The 16th working register
(W15) operates as a software Stack Pointer (SP) for
interrupts and calls.
The dsPIC33F instruction set has two classes of
instructions: the MCU class of instructions and the DSP
class of instructions. These two instruction classes are
seamlessly
integrated
into
a
single
CPU.
The
instruction set includes many addressing modes and is
designed for optimum C compiler efficiency.
3.1.1
DATA MEMORY OVERVIEW
The data space can be addressed as 32K words or
64 Kbytes and is split into two blocks, referred to as X
and Y data memory. Each memory block has its own
independent Address Generation Unit (AGU). The
MCU class of instructions operates solely through the
X memory AGU, which accesses the entire memory
map as one linear data space. Certain DSP instructions
operate through the X and Y AGUs to support dual
operand reads, which splits the data address space
into two parts. The X and Y data space boundary is
device specific.
The upper 32 Kbytes of the data space memory map
can optionally be mapped into program space at any
16K program word boundary defined by the 8-bit
Program Space Visibility Page (PSVPAG) register. The
program-to-data space mapping feature lets any
instruction access program space as if it were data
space.
The data space includes 2 Kbytes of DMA RAM, which
is primarily used for DMA data transfers, but may be
used as general purpose RAM.
FIGURE 3-1:
PROGRAM SPACE
MEMORY MAP
Reset – Target Address
U
s
er
Me
mo
ry
Sp
a
c
e
000000
0000FE
Reserved
000002
000100
Device Configuration
User Flash
Program Memory
02AC00
02ABFE
C
o
nf
ig
ur
a
ti
o
n
Me
mo
ry
S
pace
Osc. Fail Trap Vector
Address Error Trap Vector
Stack Error Trap Vector
Math Error Trap Vector
DMA Error Vector
Reserved Vector
Interrupt Vector Table
(87296 x 24-bit)
800000
F80000
Registers (12 x 8-bit)
F80016
F80018
FFFFFE
F7FFFE
Reserved
000014
Ve
c
to
r
Reset – GOTO Instruction
000004
Reserved
7FFFFE
Reserved
000200
0001FE
000104
Alternate Vector Table
Reserved
Ta
b
le
s
Reserved Vector
Device ID (2 x 16-bit)
Reserved
FEFFFE
FF0000
FF0002
FF0004
相關PDF資料 |
PDF描述 |
|---|---|
| REC5-053.3SRW/H4/A/CTRL | CONV DC/DC 5W 4.5-9VIN 3.3VOUT |
| P51-200-G-D-MD-5V-000-000 | SENSOR 200PSI 7/16-20UNF 1-5V |
| SMBJ30A-13-F | TVS UNIDIRECT 600W 30V SMB |
| P51-200-S-C-P-20MA-000-000 | SENSOR 200PSIS M12 4-20 MA |
| DSPIC33FJ64GS606-50I/MR | IC DSPIC MCU/DSP 64KB 64-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| dsPIC33FJ128GP706AT-I/MR | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706AT-I/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16Bit 40MIPS 128KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706-E/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU DSP 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ128GP706-I/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40 MIPS 128KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPIC33FJ128GP706-I/PTB22 | 制造商:Microchip Technology Inc 功能描述:MCCDSPIC33FJ128GP706-I/PTB22 CISCO CUSTO |
發布緊急采購，3分鐘左右您將得到回復。