欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP1K50TC144-1DX
元件分類: 數字電位計
英文描述: Single Volatile 32-Tap Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 5-SOT-23 T&R
中文描述: 現場可編程門陣列(FPGA)
文件頁數: 1/86頁
文件大小: 1263K
代理商: EP1K50TC144-1DX
Altera Corporation
1
ACEX 1K
Programmable Logic Device Family
June 2001, ver. 3.1
Data Sheet
A-DS-ACEX-3.1
Development
13
Tools
Features...
s
Programmable logic devices (PLDs), providing low cost
system-on-a-programmable-chip (SOPC) integration in a single
device
Enhanced embedded array for implementing megafunctions
such as efficient memory and specialized logic functions
Dual-port capability with up to 16-bit width per embedded array
block (EAB)
Logic array for general logic functions
s
High density
10,000 to 100,000 typical gates (see Table 1)
Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be
used without reducing logic capacity)
s
Cost-efficient programmable architecture for high-volume
applications
Cost-optimized process
Low cost solution for high-performance communications
applications
s
System-level features
MultiVoltTM I/O pins can drive or be driven by 2.5-V, 3.3-V, or
5.0-V devices
Low power consumption
Bidirectional I/O performance (setup time [tSU] and clock-to-
output delay [tCO]) up to 250 MHz
Fully compliant with the peripheral component interconnect
Special Interest Group (PCI SIG) PCI Local Bus Specification,
Revision 2.2
for 3.3-V operation at 33 MHz or 66 MHz
Table 1. ACEXTM 1K Device Features
Feature
EP1K10
EP1K30
EP1K50
EP1K100
Typical gates
10,000
30,000
50,000
100,000
Maximum system gates
56,000
119,000
199,000
257,000
Logic elements (LEs)
576
1,728
2,880
4,992
EABs
3
6
10
12
Total RAM bits
12,288
24,576
40,960
49,152
Maximum user I/O pins
136
171
249
333
相關PDF資料
PDF描述
EP1K50TC144-1F Field Programmable Gate Array (FPGA)
EP1K50TC144-1P Single Volatile 32-Tap Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 5-SC-70 T&R
EP1K50TC144-1X Field Programmable Gate Array (FPGA)
EP1K50TC144-2DX Field Programmable Gate Array (FPGA)
EP1K50TC144-2F Single Volatile 32-Tap Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 6-SC-70 T&R
相關代理商/技術參數
參數描述
EP1K50TC144-1F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50TC144-1N 功能描述:FPGA - 現場可編程門陣列 FPGA - ACEX 1K 360 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1K50TC144-1P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50TC144-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50TC144-2 功能描述:FPGA - 現場可編程門陣列 FPGA - ACEX 1K 360 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 沾益县| 河北区| 肇州县| 彭州市| 苗栗市| 南靖县| 阳信县| 井冈山市| 靖西县| 黔东| 修文县| 德昌县| 五河县| 尖扎县| 陆川县| 双江| 安龙县| 松溪县| 株洲县| 河西区| 鹤峰县| 叶城县| 密山市| 安乡县| 黄陵县| 离岛区| 大庆市| 彰武县| 阿巴嘎旗| 清镇市| 娄底市| 东兴市| 酒泉市| 榆林市| 湘乡市| 铜山县| 永和县| 六枝特区| 邹平县| 马边| 扶绥县|