欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP4CE115F23C8N
廠商: Altera
文件頁數: 42/42頁
文件大小: 0K
描述: IC CYCLONE IV FPGA 115K 484FBGA
產品培訓模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV E
LAB/CLB數: 7155
邏輯元件/單元數: 114480
RAM 位總計: 3981312
輸入/輸出數: 280
電源電壓: 1.15 V ~ 1.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FBGA(23x23)
其它名稱: 544-1468
Chapter 1: Cyclone IV Device Datasheet
1–9
Operating Conditions
December 2013
Altera Corporation
The OCT resistance may vary with the variation of temperature and voltage after
calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the
final OCT resistance considering the variations after calibration at device power-up.
Table 1–10 lists the change percentage of the OCT resistance with voltage and
temperature.
Table 1–10. OCT Variation After Calibration at Device Power
-Up for Cyclone IV Devices
Nominal Voltage
dR/dT (%/°C)
dR/dV (%/mV)
3.0
0.262
–0.026
2.5
0.234
–0.039
1.8
0.219
–0.086
1.5
0.199
–0.136
1.2
0.161
–0.288
Equation 1–1. Final OCT Resistance (1), (2), (3), (4), (5), (6)
R
V = (V2 – V1) × 1000 × dR/dV –––––
R
T = (T2 – T1) × dR/dT –––––
For
R
x < 0; MFx = 1/ (|Rx|/100 + 1) –––––
For Rx > 0; MFx = Rx/100 + 1 ––––– (10)
MF = MFV × MFT ––––– (11)
Rfinal = Rinitial × MF ––––– (12)
(1) T2 is the final temperature.
(2) T1 is the initial temperature.
(3) MF is multiplication factor.
(4) Rfinal is final resistance.
(5) Rinitial is initial resistance.
(6) Subscript x refers to both V and T.
(7)
R
V is a variation of resistance with voltage.
(8)
R
T is a variation of resistance with temperature.
(9) dR/dT is the change percentage of resistance with temperature after calibration at device power
-up.
(10) dR/dV is the change percentage of resistance with voltage after calibration at device power
-up.
(11) V2 is final voltage.
(12) V1 is the initial voltage.
相關PDF資料
PDF描述
TACR156M003R CAP TANT 15UF 3V 20% 0805
DS1721U/T&R IC THERMOMETER/STAT DIG HP 8USOP
VJ1206Y822KBLAT4X CAP CER 8200PF 630V 10% X7R 1206
FAN2559S18X IC REG LDO 1.8V .18A SOT23-6
RBM10DCMS CONN EDGECARD 20POS .156 WW
相關代理商/技術參數
參數描述
EP4CE115F23C9L 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 280 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE115F23C9LN 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 280 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE115F23I7 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 280 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE115F23I7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 280 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE115F23I8L 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 280 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 徐水县| 东安县| 连江县| 武邑县| 杭州市| 河南省| 高淳县| 桃园市| 渝北区| 洪湖市| 富顺县| 合肥市| 金寨县| 丹巴县| 汶上县| 南投市| 台北县| 吕梁市| 永和县| 阿克| 阳朔县| 安乡县| 达州市| 蒙山县| 乾安县| 临潭县| 珠海市| 内黄县| 永德县| 阿勒泰市| 青田县| 兰西县| 文登市| 楚雄市| 临桂县| 德保县| 安仁县| 五河县| 库尔勒市| 汶川县| 沭阳县|