欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP4CE22E22I8LN
廠商: Altera
文件頁數: 13/42頁
文件大小: 0K
描述: IC CYCLONE IV E FPGA 22K 144EQFP
產品培訓模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 120
系列: CYCLONE® IV E
LAB/CLB數: 1395
邏輯元件/單元數: 22320
RAM 位總計: 608256
輸入/輸出數: 79
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 144-LQFP 裸露焊盤
供應商設備封裝: 144-EQFP(20x20)
其它名稱: 544-2659
1–20
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
PLD-Transceiver Interface
Interface speed
(F324 and smaller
package)
25
125
25
125
25
125
MHz
Interface speed
(F484 and larger
package)
25
156.25
25
156.25
25
156.25
MHz
Digital reset pulse
width
Minimum is 2 parallel clock cycles
Notes to Table 1–21:
(1) This specification is valid for transmitter output jitter specification with a maximum total jitter value of 112 ps, typically for 3.125 Gbps SRIO and XAUI
protocols.
(2) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in Transmitter Only mode. The minimum reconfig_clk frequency
is 37.5 MHz if the transceiver channel is configured in Receiver Only or Receiver and Transmitter mode.
(3) The device cannot tolerate prolonged operation at this absolute maximum.
(4) The rate matcher supports only up to ±300 parts per million (ppm).
(5) Supported for the N148, F169, and F324 device packages only.
(6) Supported for the F484, F672, and F896 device packages only. Pending device characterization.
(7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mode.
(8) Asynchronous spread-spectrum clocking is not supported.
(9) For the EP4CGX30 (F484 package only), EP4CGX50, and EP4CGX75 devices, the CDR ppl tolerance is ±200 ppm.
(10) Time taken until pll_locked goes high after pll_powerdown deasserts.
(11) Time that the CDR must be kept in lock-to-reference mode after rx_analogreset deasserts and before rx_locktodata is asserted in manual mode.
(12) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode (Figure 1–2), or after rx_freqlocked signal goes high in
automatic mode (Figure 1–3).
(13) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode.
(14) Time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode.
(15) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)
Symbol/
Description
Conditions
C6
C7, I7
C8
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關PDF資料
PDF描述
AMM18DRMH-S288 CONN EDGECARD 36POS .156 EXTEND
TAP226M025CRW CAP TANT 22UF 25V 20% RADIAL
ECM06DRMH CONN EDGECARD 12POS .156 WW
AIMC-0603-3N3S-T INDUCTOR MULTILAYER 3.3NH 0603
VE-271-CW-F4 CONVERTER MOD DC/DC 12V 100W
相關代理商/技術參數
參數描述
EP4CE22F17A7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 1395 LABs 153 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE22F17C6 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 1395 LABs 153 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE22F17C6N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 1395 LABs 153 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE22F17C7 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 1395 LABs 153 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE22F17C7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 1395 LABs 153 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 鸡泽县| 古蔺县| 大理市| 通山县| 宁安市| 建昌县| 平潭县| 绥宁县| 奉新县| 怀化市| 安阳县| 竹北市| 万山特区| 宁化县| 安顺市| 凯里市| 云林县| 隆回县| 安西县| 盐山县| 新安县| 金沙县| 乐亭县| 额济纳旗| 民县| 防城港市| 乃东县| 扶绥县| 大悟县| 海伦市| 容城县| 张北县| 微博| 华池县| 昌乐县| 奉贤区| 彭阳县| 宁乡县| 承德市| 横峰县| 伊宁县|