欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP4CE55F23I8LN
廠商: Altera
文件頁數: 26/42頁
文件大小: 0K
描述: IC CYCLONE IV E FPGA 56K 484FBGA
產品培訓模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV E
LAB/CLB數: 3491
邏輯元件/單元數: 55856
RAM 位總計: 2396160
輸入/輸出數: 324
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FBGA(23x23)
其它名稱: 544-2682
1–32
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
External Memory Interface Specifications
The external memory interfaces for Cyclone IV devices are auto-calibrating and easy
to implement.
tDUTY
455545554555455545
55
%
TCCS
200
200
200
200
200
ps
Output jitter
(peak to peak)
500
500
550
600
700
ps
tLOCK (2)
1—
1
ms
Notes to Table 1–35:
(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.
Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(2) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support
C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
fHSCLK (input
clock
frequency)
×10
10
437.5
10
370
10
320
10
320
10
250
MHz
×8
10
437.5
10
370
10
320
10
320
10
250
MHz
×7
10
437.5
10
370
10
320
10
320
10
250
MHz
×4
10
437.5
10
370
10
320
10
320
10
250
MHz
×2
10
437.5
10
370
10
320
10
320
10
250
MHz
×1
10
437.5
10
402.5
10
402.5
10
362
10
265
MHz
HSIODR
×10
100
875
100
740
100
640
100
640
100
500
Mbps
×8
80
875
80
740
80
640
80
640
80
500
Mbps
×7
70
875
70
740
70
640
70
640
70
500
Mbps
×4
40
875
40
740
40
640
40
640
40
500
Mbps
×2
20
875
20
740
20
640
20
640
20
500
Mbps
×1
10
437.5
10
402.5
10
402.5
10
362
10
265
Mbps
SW
400
400
400
550
640
ps
Input jitter
tolerance
500
500
550
600
700
ps
tLOCK (2)
—1—1—1—1—
1
ms
Notes to Table 1–36:
(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.
Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(2) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support
C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
相關PDF資料
PDF描述
GEM22DTBH CONN EDGECARD 44POS R/A .156 SLD
VE-B5J-CV-F4 CONVERTER MOD DC/DC 36V 150W
EMA50DTBT CONN EDGECARD 100PS R/A .125 SLD
TPSD107K010S0080 CAP TANT 100UF 10V 10% 2917
ESA50DTAT CONN EDGECARD 100PS R/A .125 SLD
相關代理商/技術參數
參數描述
EP4CE55F29C6 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 374 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE55F29C6N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 374 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE55F29C7 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 374 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE55F29C7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 374 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE55F29C8 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 374 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 鸡西市| 和静县| 九龙县| 新源县| 桐乡市| 微山县| 沅陵县| 屏山县| 江源县| 会宁县| 定陶县| 汉沽区| 富裕县| 大英县| 临沂市| 姜堰市| 仙桃市| 沙洋县| 青阳县| 眉山市| 东城区| 修武县| 安平县| 蒲江县| 天水市| 本溪| 贵溪市| 淄博市| 宜兴市| 色达县| 长寿区| 红河县| 应城市| 五大连池市| 新宾| 彝良县| 象州县| 华宁县| 广州市| 舟曲县| 五指山市|