欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP4CGX150CF23C7N
廠商: Altera
文件頁數: 30/42頁
文件大小: 0K
描述: IC CYCLONE IV FPGA 150K 484FBGA
產品培訓模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV GX
LAB/CLB數: 9360
邏輯元件/單元數: 149760
RAM 位總計: 6635520
輸入/輸出數: 270
電源電壓: 1.16 V ~ 1.24 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FBGA(23x23)
其它名稱: 544-2672
1–36
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX
devices.
Table 1–44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices (1), (2)
Parameter
Paths
Affected
Number
of
Settings
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
C6
C7
C8
I7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.313
1.209
2.184
2.336
2.451
2.387
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.312
1.208
2.200
2.399
2.554
2.446
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.438
0.404
0.751
0.825
0.886
0.839
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock
network
12
0
0.713
0.682
1.228
1.41
1.566
1.424
ns
Notes to Table 1–44:
(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.
Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)
Parameter
Paths
Affected
Number
of
Settings
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
C6
C7
C8
I7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.314
1.210
2.209
2.398
2.526
2.443
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.313
1.208
2.205
2.406
2.563
2.450
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.461
0.421
0.789
0.869
0.933
0.884
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock network
12
0
0.712
0.682
1.225
1.407
1.562
1.421
ns
Notes to Table 1–45:
(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software
相關PDF資料
PDF描述
VE-B6F-CW CONVERTER MOD DC/DC 72V 100W
RSO-4809S/H2 CONV DC/DC 1W 36-72VIN 09VOUT
EPF10K70RC240-4 IC FLEX 10K FPGA 70K 240-RQFP
DS1721S/T&R IC THERMOMETER/STAT DIG HP 8SOIC
TACR156M006R CAP TANT 15UF 6.3V 20% 0805
相關代理商/技術參數
參數描述
EP4CGX150CF23C8 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 9360 LABs 270 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX150CF23C8N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 9360 LABs 270 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX150CF23I7 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 9360 LABs 270 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX150CF23I7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 9360 LABs 270 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX150CF23I7NGA 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 仁怀市| 乐亭县| 锡林郭勒盟| 南安市| 密云县| 兴安县| 巨野县| 马公市| 隆回县| 邻水| 兰溪市| 绍兴县| 徐汇区| 海安县| 金昌市| 榆树市| 邮箱| 临漳县| 巫溪县| 金塔县| 宝应县| 集安市| 九江市| 武汉市| 安义县| 延津县| 永和县| 昌都县| 马关县| 大竹县| 徐汇区| 崇义县| 嵩明县| 衢州市| 绍兴市| 西盟| 藁城市| 友谊县| 兰考县| 龙江县| 改则县|