欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K30EQC208-2
廠商: Altera
文件頁數: 33/100頁
文件大?。?/td> 0K
描述: IC FLEX 10KE FPGA 30K 208-PQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 72
系列: FLEX-10KE®
LAB/CLB數: 216
邏輯元件/單元數: 1728
RAM 位總計: 24576
輸入/輸出數: 147
門數: 119000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
其它名稱: 544-2225
38
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
ClockLock &
ClockBoost
Features
To support high-speed designs, FLEX 10KE devices offer optional
ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL)
used to increase design speed and reduce resource usage. The ClockLock
circuitry uses a synchronizing PLL that reduces the clock delay and skew
within a device. This reduction minimizes clock-to-output and setup
times while maintaining zero hold times. The ClockBoost circuitry, which
provides a clock multiplier, allows the designer to enhance device area
efficiency by resource sharing within the device. The ClockBoost feature
allows the designer to distribute a low-speed clock and multiply that clock
on-device. Combined, the ClockLock and ClockBoost features provide
significant improvements in system performance and bandwidth.
All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices,
support ClockLock and ClockBoost circuitry. EPF10K50S and
EPF10K200S devices support this circuitry. Devices that support Clock-
Lock and ClockBoost circuitry are distinguished with an “X” suffix in the
ordering code; for instance, the EPF10K200SFC672-1X device supports
this circuit.
The ClockLock and ClockBoost features in FLEX 10KE devices are
enabled through the Altera software. External devices are not required to
use these features. The output of the ClockLock and ClockBoost circuits is
not available at any of the device pins.
The ClockLock and ClockBoost circuitry locks onto the rising edge of the
incoming clock. The circuit output can drive the clock inputs of registers
only; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.
For designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to the GCLK1 pin. In the
Altera software, the GCLK1 pin can feed both the ClockLock and
ClockBoost circuitry in the FLEX 10KE device. However, when both
circuits are used, the other clock pin cannot be used.
相關PDF資料
PDF描述
RSC44DRYN-S13 CONN EDGECARD 88POS .100 EXTEND
F930J227KCC CAP TANT 220UF 6.3V 10% 2312
RMC44DRYN-S13 CONN EDGECARD 88POS .100 EXTEND
EP4CGX30CF19C7N IC CYCLONE IV FPGA 30K 324-FBGA
EPF10K20TI144-4N IC FLEX 10K FPGA 20K 144-TQFP
相關代理商/技術參數
參數描述
EPF10K30EQC208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30EQC208-2N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 216 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30EQC2082X 制造商:ALTERA 功能描述:New
EPF10K30EQC208-2X 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 216 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30EQC208-3 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 216 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 政和县| 新闻| 察隅县| 宾川县| 德安县| 梁平县| 蓬莱市| 东乌珠穆沁旗| 阳城县| 新乐市| 高雄市| 阿拉善盟| 淳安县| 甘泉县| 会泽县| 塔城市| 枝江市| 谷城县| 高碑店市| 蒙山县| 珲春市| 吉安市| 万年县| 昔阳县| 彩票| 南和县| 黎川县| 综艺| 达尔| 霍林郭勒市| 五大连池市| 德格县| 巩义市| 金寨县| 双江| 双城市| 临洮县| 遵化市| 卢氏县| 武定县| 平武县|