欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: EPF10K30RC208-3N
廠商: Altera
文件頁數(shù): 13/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 30K 208-RQFP
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產(chǎn)品變化通告: Package Change 30/Jun/2010
標準包裝: 48
系列: FLEX-10K®
LAB/CLB數(shù): 216
邏輯元件/單元數(shù): 1728
RAM 位總計: 12288
輸入/輸出數(shù): 147
門數(shù): 69000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
其它名稱: 544-2228
Altera Corporation
11
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Larger blocks of RAM are created by combining multiple EABs. For
example, two 256
× 8 RAM blocks can be combined to form a
256
× 16 RAM block; two 512 × 4 blocks of RAM can be combined to form
a 512
× 8RAM block. See Figure 3.
Figure 3. Examples of Combining EABs
If necessary, all EABs in a device can be cascaded to form a single RAM
block. EABs can be cascaded to form RAM blocks of up to 2,048 words
without impacting timing. Altera’s software automatically combines
EABs to meet a designer’s RAM specifications.
EABs provide flexible options for driving and controlling clock signals.
Different clocks can be used for the EAB inputs and outputs. Registers can
be independently inserted on the data input, EAB output, or the address
and WE inputs. The global signals and the EAB local interconnect can drive
the WE signal. The global signals, dedicated clock pins, and EAB local
interconnect can drive the EAB clock signals. Because the LEs drive the
EAB local interconnect, the LEs can control the WE signal or the EAB clock
signals.
Each EAB is fed by a row interconnect and can drive out to row and
column interconnects. Each EAB output can drive up to two row channels
and up to two column channels; the unused row channel can be driven by
other LEs. This feature increases the routing resources available for EAB
outputs. See Figure 4.
512
× 4
512
× 4
256
× 8
256
× 8
256
× 16
512
× 8
相關PDF資料
PDF描述
HBC50DRAS CONN EDGECARD 100PS R/A .100 SLD
AIML-0603-1R2K-T INDUCTOR MULTILAYER 1200NH 0603
VI-25J-CW-F3 CONVERTER MOD DC/DC 36V 100W
GSC49DRAN CONN EDGECARD 98POS R/A .100 SLD
VI-25J-CW-F1 CONVERTER MOD DC/DC 36V 100W
相關代理商/技術參數(shù)
參數(shù)描述
EPF10K30RC208-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30RC208-4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30RC240-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30RC240-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30RC240-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 同江市| 永平县| 太保市| 景谷| 上蔡县| 沙雅县| 清徐县| 仙游县| 广丰县| 临海市| 耒阳市| 田阳县| 昌图县| 巴楚县| 申扎县| 安远县| 宁陵县| 灵石县| 南木林县| 长垣县| 页游| 建湖县| 宜良县| 灵石县| 淮北市| 济南市| 龙口市| 新宁县| 栾川县| 绵阳市| 芷江| 塘沽区| 竹北市| 临泽县| 彰化县| 邵东县| 额尔古纳市| 和林格尔县| 吉隆县| 锡林郭勒盟| 旬阳县|