- 您現在的位置：買賣IC網 > PDF目錄375853 > FM8P51E (Electronic Theatre Controls, Inc.) EPROM/ROM-Based 8-Bit Microcontroller PDF資料下載
參數資料
| 型號： | FM8P51E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | EPROM/ROM-Based 8-Bit Microcontroller |
| 中文描述： | 存儲器/基于ROM的8位微控制器 |
| 文件頁數： | 37/60頁 |
| 文件大小： | 369K |
| 代理商： | FM8P51E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
FM8P51
Rev1.2 Mar 15, 2005
P.37/FM8P51
FEELING
TECHNOLOGY
2.10 Data Comparator
The data comparator can compare two different data in compared data register (CMPDX, CMPDY), and output the
number of different/error bits between CMPDX and CMPDY into CMPF3:CMPF0 bits (CMPSTAT<3:0>).
The data comparator will auto-compare the data of CMPDX to the data of CMPDY whenever any one of (CMPDX,
CMPDY) is changed.
If user write 00h to CMPDX, and write one 8-bit data to CMPDY, then CMPF3:CMPF0 means the number of “1” of
the 8-bit data. Similarly, if user write FFh to CMPDX, and write one 8-bit data to CMPDY, then CMPF3:CMPF0
means the number of “0” of the 8-bit data.
FIGURE 2.15: The Block Diagram of Data Comparator
2.11 Power-down Mode (SLEEP)
Power-down mode is entered by executing a SLEEP instruction.
When SLEEP instruction is executed, the
PD
bit (STATUS<3>) is cleared, the TObit is set,
the watchdog timer will
be cleared and keeps running, and the oscillator driver is turned off.
All I/O pins maintain the status they had before the SLEEP instruction was executed.
2.11.1 Wake-up from SLEEP Mode
The device can wake-up from SLEEP mode through one of the following events:
1. RSTB reset.
2. WDT time-out reset (if enabled).
3. Input change wake-up.
External RSTB reset and WDT time-out reset will cause a device reset. The
PD
and TObits can be used to
determine the cause of device reset. The
PD
bit is set on power-up and is cleared when SLEEP instruction is
executed. The TObit is cleared if a WDT time-out occurred.
Any one of the wake-up pins is set to “0”, the device will wake-up and continue execution at the instruction after the
SLEEP instruction. In this case, before entering SLEEP mode, the wake-up function of trigger sources (IOB0~IOB7,
IOC4~IOC5, and IOE0~IOE1) should be selected (e.g. input pin) and enabled (e.g. pull-high, wake-up control (
/WUE bit, PCON<0>)).
The system wake-up delay time is 18ms plus 128 oscillator cycle time.
Data bus
Comparator x8
CMPDX
CMPDY
CMPF3:CMPF0
相關PDF資料 |
PDF描述 |
|---|---|
| FM8P54 | EPROM/ROM-Based 8-Bit Microcontroller Series |
| FM8P54E | EPROM/ROM-Based 8-Bit Microcontroller Series |
| FM8P56 | EPROM/ROM-Based 8-Bit Microcontroller Series |
| FM8P56E | EPROM/ROM-Based 8-Bit Microcontroller Series |
| FM93C06 | 256-Bit Serial CMOS EEPROM(256位的串行CMOS EEPROM) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FM8P51EF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller |
| FM8P51EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller |
| FM8P51F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller |
| FM8P51P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller |
| FM8P54 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
發布緊急采購，3分鐘左右您將得到回復。