欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: FMS7401LEN14
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Digital Power Controller
中文描述: 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14
封裝: PLASTIC, DIP-14
文件頁數: 30/80頁
文件大小: 1535K
代理商: FMS7401LEN14
FMS7401/7401L
PRODUCT SPECIFICATION
30
REV. 1.0.2 6/23/04
5.3
The Programmable Comparator’s output (C
OUT
) is fed into the digital delay filter with a programmable delay time. The C
OUT
signal toggles from 0 to 1 when the external input (G4/AIN0 or G2/AIN2) voltage is higher than the programmed voltage
threshold or Uncommitted Amplifier output (A
OUT
), depending on the state of VLOOP. The C
OUT
rising edge transition triggers
the programmable digital delay counter to begin incrementing. With each digital delay count, its value is compared against the
value stored in the DD[3:0] bits of the Digital Delay (DDELAY) control register. If C
OUT
remains high when the digital delay
count equaling DD[3:0] completes, the PWMOFF signal transitions from 0 to 1. This rising edge transition of the PWMOFF
signal is then used to either disable the PWM Timer 1 circuit completely or the current PWM cycle forcing the PWM output
signals to their resting (off) state. The PWMOFF output signal may also be programmed as an input of the G6 port MIW
circuit. Interrupts may be triggered if the G6 port MIW circuit is enabled and configured to trigger its microcontroller hardware
interrupt (EDGEI). Refer to the
Multi-input Wakeup Circuit
section of the datasheet regarding for configuration details.
Digital Delay Filter with PWMOFF Output
Bit 7 of the DDELAY register is the Programmable Comparator circuit enable (COMPEN) bit. If COMPEN=0, the Program-
mable Comparator circuit is disabled and the C
OUT
signal is low. If COMPEN=1, the Programmable Comparator circuit is
enabled and the C
OUT
signal is generated by the comparison of the two inputs.
Bit 6 (PWMINT) of the DDELAY register, if set to 1, selects the PWMOFF signal in place of its G6 input to the MIW circuit.
Software must then enable the MIW PWMOFF/G6 circuit by setting the WKEN[6] bit. The WKEDG[6] bit must also be
cleared to select the rising edge transitions on the PWMOFF signal as its WKPND[6] bit trigger. Software may monitor the
WKPND[6] flag or enable the MIW hardware interrupt (EDGEI) to help detect when the PWMOFF signal is triggered.
3
Bit 5 (EPWM) of the DDELAY register is the digital delay filter and PWMOFF signal enable bit. The EPWM bit is active low
so that on power-up (after a system reset) the digital delay filter circuit is automatically enabled once the Programmable
Comparator circuit is enabled. If the Programmable Comparator and PWM Timer 1 circuits are enabled, since the filter is
defaulted enabled, the PWMOFF signal may disable the PWM Timer 1 upon a comparator transition. If the digital delay filter
and PWMOFF circuit is not needed, software must set the EPWM bit to 1 disabling the filter before enabling the Programma-
ble Comparator to prevent unwanted disables of the PWM Timer 1 circuit or its outputs.
Bit 4 (OFFMODE) of the DDELAY register determines how the PWMOFF signal affects the PWM Timer 1 circuit. If OFF-
MODE=0 and the Timer 1 circuit is configured in an enabled PWM Mode, Timer 1 is automatically disabled forcing the PWM
T1HS1 and T1HS2 output signals to their resting (off) states with the rising edge of the PWMOFF signal. The T1C0 bit of the
T1CNTRL2 register is cleared, reinitializing the 12-bit TMR1 counter to 0x000. Software must re-enable the Timer 1 circuit to
reactivate the PWM output signals. If OFFMODE=1 and Timer 1 is configured in PWM Mode, the T1HS1 and T1HS2 output
signals are forced to their resting (off) state until the current PWM cycle completes. Once the PWM cycle completes, the
PWMOFF signal releases the T1HS1 and T1HS2 output signals and they resume with their normal operation even if the C
OUT
signal remains active (1). The next PWMOFF trigger will not occur until the next rising edge of C
OUT
.
Bits 3-0 (DD[3:0]) of the DDELAY register determine how long to delay the trigger of the PWMOFF signal once the rising
edge of C
OUT
has been detected. Once the digital delay counter is triggered, the delay count is compared against the value
stored in the DD[3:0] bits. Once the delay counter completes its DD[3:0] count, if C
OUT
remains high, the PWMOFF signal is
triggered. The digital delay counters increment at the device reference clock rate (F
RCLK2
).
4
相關PDF資料
PDF描述
FMS7401LVN Digital Power Controller
FMS7401LVN14 Digital Power Controller
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
相關代理商/技術參數
參數描述
FMS7401LEN14_Q 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
FMS7401LVN 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
FMS7401LVN14 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜,導線 - 管理 >> 線槽,走線系統 - 附件 系列:- 標準包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關產品:Panduit 導管 H 型 高度:- 寬:4"(101.6mm) 長度:36.0"(914.4mm) 顏色:黑 其它名稱:298-HC4BL36
主站蜘蛛池模板: 扎鲁特旗| 都兰县| 景宁| 崇仁县| 通化市| 涿州市| 措美县| 无极县| 牡丹江市| 长汀县| 洪雅县| 莆田市| 叙永县| 航空| 化隆| 宝丰县| 白朗县| 湘潭市| 丰都县| 光山县| 方正县| 榆树市| 丹寨县| 杭锦旗| 饶阳县| 衡水市| 海门市| 铁力市| 平度市| 长武县| 宁德市| 饶阳县| 泽库县| 泰来县| 岢岚县| 清远市| 商丘市| 嘉禾县| 庄河市| 巩留县| 介休市|