- 您現在的位置：買賣IC網 > PDF目錄375864 > FMS7401LEN14 (FAIRCHILD SEMICONDUCTOR CORP) Digital Power Controller PDF資料下載
參數資料
| 型號： | FMS7401LEN14 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14 |
| 封裝： | PLASTIC, DIP-14 |
| 文件頁數： | 36/80頁 |
| 文件大小： | 1535K |
| 代理商： | FMS7401LEN14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
FMS7401/7401L
PRODUCT SPECIFICATION
36
REV. 1.0.2 6/23/04
pletes, will dictate the device’s I/O attribute for the next PWM cycle. When reading the T1BOUT, the value reported will be the
last value written by software and may not necessarily reflect the device’s I/O attribute for the current PWM cycle.
Bit 4 (T1C0) of the T1CNTRL register has two functions depending on Timer 1’s selected operating mode. In PWM Mode,
when T1C0=1, the TMR1 circuit becomes enabled and begins to increment from its initial 0x000 state; otherwise, the TMR1
counter is stopped and reinitialized. Software may disable the Timer 1 circuit at any time; however, the TMR1 counter and
PWM outputs will not be disabled until the current PWM cycle completes. Software should monitor the T1C0 bit to determine
when the PWM cycle ends and Timer 1 circuit actually disabled. In Input Capture Mode, the T1C0 bit is one of the TMR1
overflow (a transition from 0xFFF to 0x000) pending flags used to trigger the Timer 1 Circuit’s hardware interrupt if the inter-
rupt is enabled. In order for software to properly monitor the TMR1 overflows, the T1C0 bit must be cleared before the next
TMR1 overflow.
Bit 3 (T1PND) of the T1CNTRL register has two functions depending on Timer 1’s selected operating mode. In either operat-
ing modes, the T1PND bit is one of the Timer 1 Circuit’s hardware interrupt pending flags if the interrupt is enabled. In PWM
Mode, the T1PND bit is triggered by a TMR1 overflow (a transition from the T1RA count to 0x000). However, in Input Cap-
ture Mode, the T1PND bit is triggered by the capture of the current TMR1 value by the rising or falling edge of the T1HS2
(G5) input port. In order for software to properly monitor the pending flag, the T1PND bit must be cleared before the next
TMR1 overflow or capture.
Bit 2 of the T1CNTRL register is the Timer 1’s microcontroller hardware interrupt enable (T1EN) bit. If set, hardware inter-
rupts are enabled and trigger by the T1PND and/or T1C0 pending flags depending on Timer 1’s operating mode.
6
If in PWM
Mode, the hardware interrupt is triggered only by the T1PND bit. If in Input Capture Mode, the T1PND and T1C0 bits are log-
ically-ORed together. As long as a Timer 1 pending flag is set, the hardware interrupt will continue to execute software’s Timer
1 interrupt service routine until the pending flag is cleared.
7
The SBIT or RBIT instructions may be used to either set or clear one of the T1CNTRL register bits, like the T1EN bit. The
SBIT and RBIT instructions both take two instruction clock cycles to complete their execution. In the first cycle, all register
bits are automatically read to obtain their most current value. In the second cycle, the bit to be set/cleared is given its new value
and all bits are then re-written to the register. Using the SBIT/RBIT instruction to set/clear an enable bit with a pending flag in
the same register may cause a potential hazard. Software may inadvertently clear a recently triggered pending flag if the trigger
happened during the second phase of the SBIT/RBIT instruction execution. To avoid this condition, the LD instruction must be
used to set or clear the interrupt enable bits. The Timer 1 circuit is designed such that software may not trigger a pending flag
by writing a 1 to the T1PND and T1C0 (if in Input Capture Mode) bits, they may only be cleared. The action of writing a 1 to a
T1PND and T1C0 register bits holds the current bit values. The action of writing a 0 to the T1PND and T1C0 register bits
clears the bit values. Therefore, if Timer 1 is configured for a rising edge triggered input capture mode with outputs enabled
and software is to enable interrupts without interrupting the pending flags, the “LD T1CNTRL, #0BDH” instruction should be
used. The T1EN bit will be set to 1 without clearing T1PND and/or T1C0.
相關PDF資料 |
PDF描述 |
|---|---|
| FMS7401LVN | Digital Power Controller |
| FMS7401LVN14 | Digital Power Controller |
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G10US60 | SWTCH ROLLER SPDT 20A SOLD TERM |
| FMS7G15US60S | SWTCH LEVER SPDT 20A SCREW TERM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FMS7401LEN14_Q | 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN | 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN14 | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| FMS7401LVN14_Q | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| FMS75X6 | 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導線 - 管理 >> 線槽，走線系統 - 附件 系列:- 標準包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關產品:Panduit 導管 H 型 高度:- 寬:4"（101.6mm） 長度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36 |
發布緊急采購，3分鐘左右您將得到回復。