- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370213 > FMS7857MTDT Ten Distributed-Output Clock Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | FMS7857MTDT |
| 英文描述： | Ten Distributed-Output Clock Driver |
| 中文描述： | 十分布式輸出時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 39K |
| 代理商： | FMS7857MTDT |
www.fairchildsemi.com
A
ADVANCED INFORMATION
describes products that are not in full production at the time of printing. Specifications are based on
design goals and limited characterization. They may change without notice. Contact Fairchild Semiconductor for current information.
REV. 0.0.5 6/19/00
Features
Frequency Range of 60 to 170 MHz
10 outputs at 2.5 Volts
Less than 100 pS of Output to Output Skew
Less than 60 pS of Cycle to Cycle Jitter
Dedicated Power Down pin
Power Supply at 2.5V
±
0.2V
Commercial Temperature Range
Available in 48 pin TSSOP
Description
FMS7857 is a zero delay clock buffer designed for high fan
out applications. It has ten outputs with one dedicated output
for feedback. All the outputs are connected to VDD at 2.5 Volts.
To reduce ground bounce noise, the Phase Locked Loop (PLL)
has a dedicated power supply pin (AVDD). For normal
operation, AVDD must be connected to 2.5 Volts. In this
mode, the PLL will compare the phase and frequency
between the incoming clock and the feedback pin. First, it
will adjust the frequency to the desired value, and then, the
phase. The PLL has wide enough bandwidth to track any
incoming clock with modulation of
±
1% of the clock period.
When AVDD is connected to GND, FMS7857 will be in
clock buffer mode. In this mode, the PLL is shut off and the
clock is bypassed for test proposes. Power down mode, when
connected to GND, will shut the PLL off and all the outputs
will be tri-stated.
When the input frequency falls below a suggested detection
frequency (less than 20 MHz), FMS7857 will enter the
power down mode.
FMS7857 is available in 48 pin TSSOP in commercial
temperature range.
FMS7857
Phase Locked Loop Clock Driver
Block Diagram
MUX
PWRDWN
CLK
CLK
FBIN
FBIN
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
Q5
Q5
Q6
Q6
Q7
Q7
Q8
Q8
Q9
Q9
FBOUT
FBOUT
V
DD
PLL
AV
DD
CONTROL
LOGIC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS7950KWC | Miscellaneous Clock Generator |
| FMS7950KWCX | Miscellaneous Clock Generator |
| FMS7951KWC | Nine Distributed-Output Clock Driver |
| FMS7951KWCX | Nine Distributed-Output Clock Driver |
| FMS9875KGC100 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS7950KWC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS7950KWCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
| FMS7951 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Zero Delay Clock Multiplier |
| FMS7951KWC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| FMS7951KWCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Nine Distributed-Output Clock Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。