- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375873 > FPD87392BXBVQ (National Semiconductor Corporation) +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS⑩ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) PDF資料下載
參數(shù)資料
| 型號(hào)： | FPD87392BXBVQ |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS⑩ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) |
| 中文描述： | 3.3 TFT - LCD的雙LVDS輸入定時(shí)控制器/雙⑩輸出區(qū)特別職務(wù)隊(duì)的TFT - LCD顯示器和筆記本電腦（SXGA / SXGA / UXGA）下 |
| 文件頁(yè)數(shù)： | 7/30頁(yè) |
| 文件大?。?/td> | 1980K |
| 代理商： | FPD87392BXBVQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
AC Electrical Characteristics
T
A
= 0C to 70C, V
DD
= 3.0V to 3.6V, I
PI
= 100 μA (Unless otherwise specified)
LVDS Data Input
Symbol
Parameter
Conditions
Min
Max
10
Units
ms
RPLLS
RSKM
FPD-Link Receiver Phase Lock Loop Wake-up Time
RxIN Skew Margin (Note 2) and (
Figure 7
)
V
DD
= 3.3V,
CLK = 85 MHz
240
ps
Note 2:
Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter pulse positions (min
and max) and the receiver input setup and hold time (internal data sampling window: RSPOS). This margin allows for LVDS interconnect skew, inter-symbol
interference (both dependent on type and length of cable), and source clock (FPD-Link Transmitter TxCLK IN) jitter. The specified RSKM minimum assumes a
TPPOS max of 200 ps.
RSKM = cable skew (type, length) + source clock jitter (cycle to cycle) + remaining margin for data sampling (
≥
0)
This parameter is guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (Process, Voltage, Temperature) range.
20104306
Acronyms:
RSKM
TPPOS
RSPOS
SW
Receiver Skew Margin
Transmitter Pulse Position
Receiver Strobe Position
Strobe Width
Definitions:
SW:
RSKM:
Cable Skew: Typically 10 ps 40 ps per foot.
Setup and Hold Time (Internal data sampling window)
Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) + Remaining margin for data sampling (
≥
0)
FIGURE 7. FPD-Link Receiver Input Skew Margin
20104307
FIGURE 8. Ideal Strobe Position for LVDS Input
F
www.national.com
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FPD87392 | +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS⑩ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) |
| FPD87392BXB | +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS⑩ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) |
| FPD94128 | 528-Ch Small Format a-Si AMLCD Controller / Column Driver with Integrated Frame Buffer |
| FPF2000 | IntelliMAX⑩ Advanced Load Management Products |
| FPF2001 | IntelliMAX⑩ Advanced Load Management Products |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FPD87393AMCVS/NOPB | 制造商:Texas Instruments 功能描述: |
| FPD92211A E WAF | 制造商:Texas Instruments 功能描述: |
| FPD92211SPX/NOPB | 制造商:Texas Instruments 功能描述: |
| FPD92220SNX/J7001650 | 制造商:Texas Instruments 功能描述: |
| FPD92300SNX | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。