- 您現在的位置：買賣IC網 > PDF目錄375914 > FS6051 (Electronic Theatre Controls, Inc.) LOW-SKEW CLOCK FANOUT BUFFER ICs PDF資料下載
參數資料
| 型號： | FS6051 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| 中文描述： | 低偏移時鐘扇出緩沖器集成電路 |
| 文件頁數： | 11/19頁 |
| 文件大?。?/td> | 386K |
| 代理商： | FS6051 |
XT
April 1999
4.5.99
11
)6)6)6)6
/RZ6NHZ&ORFN)DQRXW%XIIHU,&V
,62
Table 10: AC Timing Specifications
Unless otherwise stated, all power supplies = 3.3V ± 5%, no load on any output, and ambient temperature range T
= 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal
characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are
±
3
σ
from typical.
PARAMETER
SYMBOL
CONDITIONS/DESCRIPTION
CLOCK
(MHz)
MIN.
TYP.
MAX.
UNITS
Overall
66.67
100
66.67
100
66.67
100
66.67
182
228
3.7
3.8
3.7
4.0
3.9
Clock Skew, Maximum;
SDRAM_0 to any SDRAM pin *
t
skw
Measured on the rising edge at 1.5V;
C
L
= 20pF
ps
t
PLH(min)
Measured on the rising edge at 1.5V;
C
L
= 20pF
t
PLH(max)
Measured on the rising edge at 1.5V;
C
L
= 30pF
t
PHL(min)
Measured on the rising edge at 1.5V;
C
L
= 20pF
100
66.67
100
3.8
4.2
4.0
Propagation Delay, Average;
CLK_IN to any SDRAM pin *
t
PHL(max)
Measured on the rising edge at 1.5V;
C
L
= 30pF
ns
Clock Outputs (SDRAM_0:17 3.3V Type 4 Clock Buffer)
66.67
100
66.67
100
66.67
100
66.67
100
66.67
100
66.67
100
66.67
100
1.0
0.9
1.2
1.0
1.0
0.7
1.1
0.8
6.5
3.8
6.5
3.8
6.5
4.6
t
r(min)
V
O
= 0.4V to 2.4V; C
L
= 20pF
Rise Time *
t
r(max)
V
O
= 0.4V to 2.4V; C
L
= 30pF
ns
t
f(min)
V
O
= 2.4V to 0.4V; C
L
= 20pF
Fall Time *
t
f(max)
V
O
= 2.4V to 0.4V; C
L
= 30pF
ns
t
KH(min)
V
O
= 2.4V; C
L
= 20pF
Clock High Time *
t
KH(max)
V
O
= 2.4V; C
L
= 30pF
ns
t
KL(min)
V
O
= 0.4V; C
L
= 20pF
66.67
100
66.67
100
66.67
100
6.3
4.5
49
45
50
46
4.7
4.6
6.3
7.9
Clock Low Time *
t
KL(max)
V
O
= 0.4V; C
L
= 30pF
ns
From rising edge to rising edge at
1.5V; C
L
= 20pF
Duty Cycle *
From rising edge to rising edge at
1.5V; C
L
= 30pF
%
t
PZL
t
PZH
t
PLZ
t
PHZ
Tristate Enable Delay *
Output tristated to output active; C
L
= 20pF
ns
Tristate Disable Delay *
Output active to output tristated; C
L
= 20pF
ns
相關PDF資料 |
PDF描述 |
|---|---|
| FS6053 | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6054 | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6131-01 | Programmable Line Lock Clock Generator IC |
| FS6282 | DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | DUAL PLL CLOCK GENERATOR IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FS6053 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6054 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS605NA | 制造商:NETGEAR 功能描述:FS605NA FAST ENET SWITCH 制造商:NETGEAR 功能描述:NETGEAR FS605 - Switch - 5 x 10/100 - desktop |
| FS6070-01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Buffer/Driver |
| FS608NA | 制造商:TECH DATA 功能描述:NETGEAR FS608 - Switch - 8 x 10/100 - desktop |
發布緊急采購，3分鐘左右您將得到回復。