- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375914 > FS6051 (Electronic Theatre Controls, Inc.) LOW-SKEW CLOCK FANOUT BUFFER ICs PDF資料下載
參數(shù)資料
| 型號(hào)： | FS6051 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| 中文描述： | 低偏移時(shí)鐘扇出緩沖器集成電路 |
| 文件頁(yè)數(shù)： | 3/19頁(yè) |
| 文件大?。?/td> | 386K |
| 代理商： | FS6051 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
XT
April 1999
4.5.99
3
)6)6)6)6
/RZ6NHZ&ORFN)DQRXW%XIIHU,&V
,62
3.0 Programming Information
Table 2: Clock Enable
CONTROL INPUTS
CLOCK OUTPUTS (MHz)
OE
SDRAM_0:17
0
tristate
1
CLK_IN
3.1
All outputs are enabled and active upon power-up, and all
output control register bits are initialized to one.
The outputs must be configured at power-up and are not
expected to be configured during normal operation. Inac-
tive outputs are held low and are disabled from switching.
Power-Up Initialization
3.1.1
Outputs that are not used in versions of this device with a
reduced pinout are still operational internally. To reduce
power dissipation and crosstalk effects from the unloaded
outputs, it is recommended that these outputs be shut off
via the Control Registers.
Unused Outputs
3.2
A logic-one written to a valid bit location turns on the as-
signed output clock. Likewise, a logic-zero written to a
valid bit location turns off the assigned output clock.
Any unused or reserved register bits should be cleared to
zero.
Serial bits are written to this device in the order shown in
Table 3.
Register Programming
Table 3: Register Summary
SERIAL BIT
DATA BYTE
CLOCK OUTPUT
0
1
2
3
4
5
6
7
8
9
(MSB)
SDRAM_7
SDRAM_6
SDRAM_5
SDRAM_4
SDRAM_3
SDRAM_2
SDRAM_1
SDRAM_0
SDRAM_15
SDRAM_14
SDRAM_13
SDRAM_12
Byte 0
SDRAM Control Register 0
(LSB)
(MSB)
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SDRAM_11
SDRAM_10
SDRAM_9
SDRAM_8
SDRAM_17
SDRAM_16
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Byte 1
SDRAM Control Register 1
(LSB)
(MSB)
Byte 2
SDRAM Control Register 2
(LSB)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6053 | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6054 | LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6131-01 | Programmable Line Lock Clock Generator IC |
| FS6282 | DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | DUAL PLL CLOCK GENERATOR IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6053 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS6054 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW-SKEW CLOCK FANOUT BUFFER ICs |
| FS605NA | 制造商:NETGEAR 功能描述:FS605NA FAST ENET SWITCH 制造商:NETGEAR 功能描述:NETGEAR FS605 - Switch - 5 x 10/100 - desktop |
| FS6070-01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Buffer/Driver |
| FS608NA | 制造商:TECH DATA 功能描述:NETGEAR FS608 - Switch - 8 x 10/100 - desktop |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。