- 您現在的位置：買賣IC網 > PDF目錄385311 > GS1532-CFE3 (Gennum Corporation) GS1532 HD-LINX-TM II Multi-Rate Serializer PDF資料下載
參數資料
| 型號： | GS1532-CFE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1532 HD-LINX-TM II Multi-Rate Serializer |
| 中文描述： | GS1532的HD - LINX進程，商標第二多速率串行器 |
| 文件頁數： | 7/52頁 |
| 文件大小： | 512K |
| 代理商： | GS1532-CFE3 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
GS1532 Data Sheet
21498 - 6
June 2005
7 of 52
13
IOPROC_EN/DIS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to enable or disable I/O processing features.
When set HIGH, the following I/O processing features of the device are
enabled:
EDH Packet Generation and Insertion (SD-only)
SMPTE 352M Packet Generation and Insertion
ANC Data Checksum Calculation and Insertion
Line-based CRC Generation and Insertion (HD-only)
Line Number Generation and Insertion (HD-only)
TRS Generation and Insertion
Illegal Code Remapping
To enable a subset of these features, keep IOPROC_EN/DIS HIGH and
disable the individual feature(s) in the IOPROC_DISABLE register
accessible via the host interface.
When set LOW, the I/O processing features of the device are disabled,
regardless of whether the features are enabled in the IOPROC_DISABLE
register.
18
SMPTE_BYPASS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set HIGH in conjunction with DVB_ASI = LOW, the device will be
configured to operate in SMPTE mode. All I/O processing features may be
enabled in this mode.
When set LOW, the device will not support the scrambling or encoding of
received SMPTE data. No I/O processing features will be available.
19
RSET
Analog
Input
Used to set the serial digital output signal amplitude. Connect to CD_VDD
through 281
Ω
+/- 1% for 800mV
p-p
single-ended output swing.
20
CD_VDD
–
Power
Power supply connection for the serial digital cable driver. Connect to
+1.8V DC analog.
21
SDO_EN/DIS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to enable or disable the serial digital output stage.
When set LOW, the serial digital output signals SDO and SDO are
disabled and become high impedance.
When set HIGH, the serial digital output signals SDO and SDO are
enabled.
22
CD_GND
–
Power
Ground connection for the serial digital cable driver. Connect to analog
GND.
23, 24
SDO, SDO
Analog
Output
Serial digital output signal operating at 1.485Gb/s, 1.485/1.001Gb/s, or
270Mb/s.
The slew rate of these outputs is automatically controlled to meet SMPTE
292M and 259M specifications according to the setting of the SD/HD pin.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| GS1535-CFU | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535-CFUE3 | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS9065A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS1535 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535A_06 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535BCFUE3 | 制造商:Gennum Corporation 功能描述:IC RELOCKER HD/SD/ASI 64LQFP 制造商:Gennum Corporation 功能描述:IC, RELOCKER, HD/SD/ASI, 64LQFP 制造商:Gennum Corporation 功能描述:IC, RELOCKER, HD/SD/ASI, 64LQFP; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:64; Operating Temperature Min:0C; Operating Temperature Max:70C; MSL:MSL 3 - 168 hours; SVHC:No SVHC |
發布緊急采購，3分鐘左右您將得到回復。