- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385315 > GS816236B-200I (GSI TECHNOLOGY) 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs PDF資料下載
參數(shù)資料
| 型號(hào)： | GS816236B-200I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
| 中文描述： | 512K X 36 CACHE SRAM, 6.5 ns, PBGA119 |
| 封裝： | FBGA-119 |
| 文件頁(yè)數(shù)： | 28/41頁(yè) |
| 文件大小： | 980K |
| 代理商： | GS816236B-200I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)
Tex8adx6prsi hsseiiainaeNtRcmmne o NwDsg.
GS816218(B/D)/GS816236(B/D)/GS816272(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.17 11/2004
28/41
1999, GSI Technology
device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan
Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in
Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z,
SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.
JTAG TAP Block Diagram
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
Instruction Register
ID Code Register
·
31 30 29
Boundary Scan Register
0
1
2
0
· · ·
1
2
0
Bypass Register
TDI
TDO
TMS
TCK
Test Access Port (TAP) Controller
1
·
1
0
·
·
·
·
·
·
·
·
·
Control Signals
·
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS816236B-225 | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
| GS816236B-225I | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
| GS816236B-250 | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
| GS816236B-250I | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
| GS816236D-133 | 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS816236BB-150 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FBGA - Trays |
| GS816236BB-150I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FBGA - Trays |
| GS816236BB-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FPBGA - Trays |
| GS816236BB-150V | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FPBGA - Trays |
| GS816236BB-200 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 6.5NS/3NS 119FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。