- 您現在的位置：買賣IC網 > PDF目錄385317 > GS8170LW72C-250I (Electronic Theatre Controls, Inc.) Low-Noise Operational Amplifier 8-SOIC -40 to 85 PDF資料下載
參數資料
| 型號： | GS8170LW72C-250I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| 中文描述： | 35.7西格馬1x1Lp的CMOS的I / O后寫入SigmaRAM |
| 文件頁數： | 4/27頁 |
| 文件大小： | 884K |
| 代理商： | GS8170LW72C-250I |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
GS8170LW36/72C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.03 1/2005
4/27
2002, GSI Technology, Inc.
Operation Control
All address, data and control inputs (with the exception of EP2, EP3, ZQ, and the mode pins, L6, M6, and J6) are synchronized to
rising clock edges. Data in is captured on both rising and falling edges of CK. Read and write operations must be initiated with the
Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of
the Chip Enable inputs (E1, E2, and E3). Deassertion of any one of the Enable inputs will deactivate the device.
It should be noted
that ONLY deactivation of the RAM via E2 and/or E3 deactivates the Echo Clocks, CQ1–CQ2.
Pin Description Table
Symbol
Description
Type
Comments
A
Address
Input
—
ADV
Advance
Input
Active High
Bx
Byte Write Enable
Input
Active Low
W
Write Enable
Input
Active Low
E1
Chip Enable
Input
Active Low
E2 & E3
Chip Enable
Input
Programmable Active High or Low
EP2 & EP3
Chip Enable Program Pin
Mode Input
To be tied directly to V
DD
, V
DDQ
or V
SS
CK
Clock
Input
Active High
CQ, CQ
Echo Clock
Output
Three State - Deselect via E2 or E3 False
DQ
Data I/O
Input/Output
Three State
MCH
Must Connect High
Input
Active High
To be tied directly to V
DD
or V
DDQ
MCL
Must Connect Low
Input
Active Low
To be tied directly to V
SS
ZQ
Output Impedance Control
Mode Input
Low = Low Impedance [High Drive]
High = High Impedance [Low Drive]
To be tied directly to V
DDQ
or V
SS
TCK
Test Clock
Input
Active High
TDI
Test Data In
Input
—
TDO
Test Data Out
Output
—
TMS
Test Mode Select
Input
—
NC
No Connect
—
Not connected to die or any other pin
V
DD
Core Power Supply
Input
1.8 V Nominal
V
DDQ
Output Driver Power Supply
Input
1.8 V Nominal
V
SS
Ground
Input
—
相關PDF資料 |
PDF描述 |
|---|---|
| GS8170LW72C-300 | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| GS8170LW72C-300I | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| GS8170LW72C-333 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS832136GE-150IV | 2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| GS832136E-200IV | 2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS8171DW36AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
| GS8171DW36AC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
| GS8171DW36AC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209BGA - Trays |
| GS8171DW36AGC-250 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays |
| GS8171DW36AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
發布緊急采購，3分鐘左右您將得到回復。