欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8640ZV36T-250I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 2M X 36 ZBT SRAM, 6.5 ns, PQFP100
封裝: TQFP-100
文件頁數: 7/23頁
文件大小: 450K
代理商: GS8640ZV36T-250I
GS8640ZV18/36T-300/250/200/167
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 9/2004
7/23
2004, GSI Technology
Synchronous Truth Table
Operation
Type
Address
CK CKE ADV W Bx E
1
E
2
E
3
G ZZ
DQ
Notes
Read Cycle, Begin Burst
R
External
L-H
L
L
H
X
L
H
L
L
L
Q
Read Cycle, Continue Burst
B
Next
L-H
L
H
X
X
X
X
X
L
L
Q
1,10
NOP/Read, Begin Burst
R
External
L-H
L
L
H
X
L
H
L
H
L
High-Z
2
Dummy Read, Continue Burst
B
Next
L-H
L
H
X
X
X
X
X
H
L
High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L-H
L
L
L
L
L
H
L
X
L
D
3
Write Cycle, Continue Burst
B
Next
L-H
L
H
X
L
X
X
X
X
L
D
1,3,10
Write Abort, Continue Burst
B
Next
L-H
L
H
X
H
X
X
X
X
L
High-Z 1,2,3,10
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
H
X
X
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
X
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
X
L
X
X
L
High-Z
Deselect Cycle
D
None
L-H
L
L
L
H
L
H
L
X
L
High-Z
1
Deselect Cycle, Continue
D
None
L-H
L
H
X
X
X
X
X
X
L
High-Z
1
Sleep Mode
None
X
X
X
X
X
X
X
X
X
H
High-Z
Clock Edge Ignore, Stall
Current
L-H
H
X
X
X
X
X
X
X
L
-
4
Notes:
1.
Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Dese-
lect cycle is executed first.
Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W
pin is sampled low but no Byte Write pins are active so no write operation is performed.
G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during
write cycles.
If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write
signals are Low
All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
Wait states can be inserted by setting CKE high.
This device contains circuitry that ensures all outputs are in High Z during power-up.
A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
2.
3.
4.
5.
6.
7.
8.
9.
相關PDF資料
PDF描述
GS8640ZV36T-300 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36T-300I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS864218B-167IV 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864236GB-167V 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864236GB-200IV 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
相關代理商/技術參數
參數描述
GS8640ZV36T-300 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36T-300I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS864118GF-167I 制造商:GSI Technology 功能描述:4MBX18, PIPELINE/FLOW THROUGH, 165 BGA, 167MHZ, 8NS - Trays
GS864118GF-250 制造商:GSI Technology 功能描述:4MBX18, PIPELINE/FLOW THROUGH, 165 BGA, 250MHZ, 6.5NS - Trays
GS864118GF-250I 制造商:GSI Technology 功能描述:4MBX18, PIPELINE/FLOW THROUGH, 165 BGA, 250MHZ, 6.5NS - Trays
主站蜘蛛池模板: 拜泉县| 富平县| 澎湖县| 武宣县| 延安市| 元朗区| 河北省| 永年县| 英超| 乾安县| 上虞市| 易门县| 涞水县| 皋兰县| 咸阳市| 五家渠市| 临泉县| 收藏| 灵璧县| 江门市| 马关县| 阳新县| 浦江县| 武城县| 岑溪市| 建昌县| 梓潼县| 衡阳市| 桑植县| 九江市| 靖宇县| 文安县| 浦城县| 定南县| 巧家县| 永川市| 益阳市| 祁东县| 老河口市| 万盛区| 黄龙县|