欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8642Z72C-200
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 1M X 72 ZBT SRAM, 7.5 ns, PBGA209
封裝: 22 X 14 MM, 1 MM PITCH, BGA-209
文件頁數: 14/34頁
文件大小: 872K
代理商: GS8642Z72C-200
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Product Preview
GS8642Z18(B)/GS8642Z36(B)/GS8642Z72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 5/2005
14/34
2004, GSI Technology
Burst Counter Sequences
BPR 1999.05.18
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after 2 cycles of wake up time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
tZZR
tZZH
tZZS
tKL
tKH
tKC
CK
ZZ
Designing for Compatibility
The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the FT signal. Not
all vendors offer this option, however most mark the pin V
DD
or V
DDQ
on pipelined parts and V
SS
on flow through parts. GSI NBT
SRAMs are fully compatible with these sockets. Other vendors mark the pin as a No Connect (NC). GSI RAMs have an internal
pull-up device on the FT pin so a floating FT pin will result in pipelined operation. If the part being replaced is a pipelined mode
part, the GSI RAM is fully compatible with these sockets. In the unlikely event the part being replaced is a Flow Through device,
the pin will need to be pulled low for correct operation.
相關PDF資料
PDF描述
GS8642Z72C-200I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV36B-300I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-167 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-167I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數
參數描述
GS8642Z72C-200I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 72MBIT 1MX72 7.5NS/3NS 209FBGA - Trays
GS8642Z72C-200IV 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V/2.5V 72MBIT 1MX72 7.5NS/3NS 209BGA - Bulk
GS8642Z72C-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z72C-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z72C-250M 制造商:GSI Technology 功能描述:209 BGA - Bulk
主站蜘蛛池模板: 济南市| 阿勒泰市| 墨竹工卡县| 诏安县| 张家界市| 新竹县| 淅川县| 汕尾市| 洪雅县| 当涂县| 成安县| 道孚县| 安吉县| 布尔津县| 黄山市| 贵南县| 东乌珠穆沁旗| 阿拉善盟| 定兴县| 铜梁县| 苗栗市| 嘉荫县| 岳阳市| 合作市| 深水埗区| 高淳县| 禹城市| 紫金县| 永宁县| 和田县| 奇台县| 南充市| 富顺县| 淮滨县| 白玉县| 灵璧县| 上高县| 葫芦岛市| 遂宁市| 常山县| 昆明市|