欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: GS8662D18GE-250I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb SigmaQuad-II Burst of 4 SRAM
中文描述: 4M X 18 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁數(shù): 23/29頁
文件大小: 896K
代理商: GS8662D18GE-250I
Preliminary
GS8662D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01a 2/2006
23/29
2005, GSI Technology
Hold Times
Address Input Hold Time
t
KHAX
0.4
0.4
0.5
0.6
0.7
ns
Control Input Hold Time
t
KHIX
0.4
0.4
0.5
0.6
0.7
ns
Data Input Hold Time
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
3.
If C, C are tied high, K, K become the references for C, C timing parameters
4.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN param-
eter that is worst case at totally different test conditions (0
°
C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70
°
C, 1.7 V). It is not possible for two SRAMs on the
same board to be at such different voltages and temperatures.
5.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6.
V
DD
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V
DD
and input clock are stable.
7.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands
and test setup variations.
t
KHDX
0.28
0.3
0.35
0.4
0.5
ns
AC Electrical Characteristics (Continued)
Parameter
Symbol
-333
-300
-250
-200
-167
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料
PDF描述
GS8662D18GE-300 72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-300I 72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-333 72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-333I 72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D36E-167 72Mb SigmaQuad-II Burst of 4 SRAM
相關代理商/技術參數(shù)
參數(shù)描述
GS8662D18GE-300 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-300I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-333 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D18GE-333I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D19BD-300 制造商:GSI Technology 功能描述:165 FBGA - Bulk
主站蜘蛛池模板: 峨山| 宣恩县| 靖安县| 岢岚县| 抚州市| 纳雍县| 吉林市| 蒲城县| 清水河县| 刚察县| 清原| 左云县| 梅河口市| 抚宁县| 县级市| 信宜市| 遂川县| 都兰县| 庆城县| 福贡县| 甘孜| 土默特左旗| 济南市| 库尔勒市| 民乐县| 兰溪市| 泉州市| 和田县| 陵川县| 元朗区| 农安县| 静海县| 康平县| 青龙| 新化县| 隆昌县| 乌苏市| 偏关县| 博湖县| 抚远县| 武鸣县|