- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385335 > GS8662D36GE-333I (GSI TECHNOLOGY) 72Mb SigmaQuad-II Burst of 4 SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8662D36GE-333I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 72Mb SigmaQuad-II Burst of 4 SRAM |
| 中文描述： | 2M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件頁(yè)數(shù)： | 7/29頁(yè) |
| 文件大小： | 896K |
| 代理商： | GS8662D36GE-333I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
Preliminary
GS8662D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01a 2/2006
7/29
2005, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
Alternating Read-Write Operations
SigmaQuad-II SRAMs follow a few simple rules of operation.
- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- R and W high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.
In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for
details.
SigmaQuad-II B4 SRAM DDR Read
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A low on
the Read Enable-bar pin, R, begins a read cycle. R is always ignored if the previous command loaded was a read command. Data
can be clocked out after the next rising edge of K with a rising edge of C (or by K if C and C are tied high), after the following
rising edge of K with a rising edge of C (or by K if C and C are tied high), after the next rising edge of K with a rising edge of C,
and after the following rising edge of K with a rising edge of C. Clocking in a high on the Read Enable-bar pin, R, begins a read
port deselect cycle.
SigmaQuad-II B4 Double Data Rate SRAM Read First
Read A
NOP
Read B
Write C
Read D
Write E
NOP
A
B
C
D
E
C
C+1
C+2
C+3
E
E+1
C
C+1
C+2
C+3
E
E+1
A
A+1
A+2
A+3
B
B+1
B+2
B+3
D
D+1
D+2
K
K
Address
R
W
BWx
D
C
C
Q
CQ
CQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8662Q08E | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-200 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-200I | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-250 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-250I | 72Mb SigmaQuad-II Burst of 2 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8662D37BD-450 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8662D38BD-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8662D38BD-400 | 制造商:GSI Technology 功能描述:GS8662D38BD-400 - Trays |
| GS8662D38BD-450 | 制造商:GSI Technology 功能描述:GS8662D38BD-450 - Trays |
| GS8662D38BD-500 | 制造商:GSI Technology 功能描述:GS8662D38BD-500 - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。