欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): GS8662Q08E
廠商: GSI TECHNOLOGY
英文描述: 72Mb SigmaQuad-II Burst of 2 SRAM
中文描述: 72Mb SigmaQuad -Ⅱ2 SRAM的突發(fā)
文件頁(yè)數(shù): 29/35頁(yè)
文件大小: 993K
代理商: GS8662Q08E
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
29/35
2005, GSI Technology
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
1
RFU
011
Do not use this instruction; Reserved for Future Use.
1
SAMPLE/
PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
RFU
101
Do not use this instruction; Reserved for Future Use.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關(guān)PDF資料
PDF描述
GS8662Q08E-200 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-200I 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-250 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-250I 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-300 72Mb SigmaQuad-II Burst of 2 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662Q08E-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
主站蜘蛛池模板: 塔城市| 壶关县| 佛冈县| 徐汇区| 襄城县| 鹤峰县| 青冈县| 崇明县| 榆社县| 临泽县| 泸州市| 宝山区| 南木林县| 新密市| 金塔县| 丹阳市| 都江堰市| 泾川县| 满城县| 吴江市| 绩溪县| 那坡县| 拜城县| 偏关县| 潜山县| 汶上县| 江津市| 元谋县| 天全县| 黎平县| 广州市| 高要市| 抚松县| 鄂伦春自治旗| 湾仔区| 玉溪市| 永安市| 城步| 娄底市| 扬中市| 耒阳市|