欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8662Q36GE-300I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb SigmaQuad-II Burst of 2 SRAM
中文描述: 2M X 36 STANDARD SRAM, 0.45 ns, PBGA165
封裝: 15 X17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁數: 22/35頁
文件大小: 993K
代理商: GS8662Q36GE-300I
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
22/35
2005, GSI Technology
Hold Times
Address Input Hold Time
t
KHAX
0.3
0.35
0.4
0.5
ns
Control Input Hold Time
t
KHIX
0.3
0.35
0.4
0.5
ns
Data Input Hold Time
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
3.
If C, C are tied high, K, K become the references for C, C timing parameters
4.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN
parameter that is worst case at totally different test conditions (0
°
C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70
°
C, 1.7 V). It is not possible for two
SRAMs on the same board to be at such different voltages and temperatures.
5.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6.
V
DD
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V
DD
and input clock are stable.
7.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard
bands and test setup variations.
t
KHDX
0.3
0.35
0.4
0.5
ns
AC Electrical Characteristics (Continued)
Parameter
Symbol
-300
-250
-200
-167
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料
PDF描述
GS8662R08E-333I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-167 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-167I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
相關代理商/技術參數
參數描述
GS8662R08BD-167 制造商:GSI Technology 功能描述:GS8662R08BD-167 - Trays
GS8662R08BD-200 制造商:GSI Technology 功能描述:GS8662R08BD-200 - Trays
GS8662R08BD-200I 制造商:GSI Technology 功能描述:GS8662R08BD-200I - Trays
GS8662R08E 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R08E-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
主站蜘蛛池模板: 民县| 通化市| 淮阳县| 徐水县| 济阳县| 内乡县| 大余县| 淳安县| 新宾| 阜宁县| 奇台县| 陈巴尔虎旗| 务川| 全椒县| 新巴尔虎右旗| 寿宁县| 宁强县| 会昌县| 巩留县| 沛县| 湟中县| 图片| 墨竹工卡县| 福安市| 友谊县| 西平县| 新疆| 桂林市| 蒲城县| 盘锦市| 祁门县| 济源市| 阳新县| 和静县| 东港市| 抚宁县| 洪洞县| 获嘉县| 上高县| 龙州县| 多伦县|