欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： GS8662S08E-167
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： 72Mb Burst of 2 DDR SigmaSIO-II SRAM
中文描述： 8M X 8 DDR SRAM, 0.5 ns, PBGA165
封裝： 15 X 17 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-165
文件頁(yè)數(shù)： 29/37頁(yè)
文件大?。?/td> 960K
代理商： GS8662S08E-167
Preliminary
GS8662S08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
29/37
2005, GSI Technology
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
1
1
1
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
相關(guān)PDF資料
PDF描述
GS8662S08E-167I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-200 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-200I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-250 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-250I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662S08E-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 罗平县| 三台县| 盐边县| 闻喜县| 江城| 五河县| 海丰县| 永修县| 洪江市| 宕昌县| 泰顺县| 霍城县| 丽水市| 黄陵县| 呼玛县| 沂源县| 海宁市| 武义县| 临桂县| 铜山县| 万荣县| 南充市| 壶关县| 灵武市| 彰化市| 河间市| 托里县| 民权县| 云和县| 福清市| 图们市| 襄樊市| 大渡口区| 遂平县| 玉龙| 石家庄市| 阜城县| 清流县| 库车县| 雷山县| 亚东县|