- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385342 > GS881Z36T-80 (GSI TECHNOLOGY) 8Mb Pipelined and Flow Through Synchronous NBT SRAMs PDF資料下載
參數(shù)資料
| 型號： | GS881Z36T-80 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| 中文描述： | 256K X 36 ZBT SRAM, 14 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 27/34頁 |
| 文件大小： | 542K |
| 代理商： | GS881Z36T-80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Rev: 1.10 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
27/34
1998, Giga Semconductor, Inc.
Preliminary
.
GS881Z18/36T-11/100/80/66
Register. Because the RAMclock is independent fromthe TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring con-
tents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm
the device, repeatable results cannot be expected. RAMinput signals must be stabilized for long enough to meet the TAPs input data cap-
ture set-up plus hold time (tTS plus tTH ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O
ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the
TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-
DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This
functionality is not Standard 1149.1-compliant.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in
the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore, this device is not 1149.1-compliant. Neverthe-
less, this RAMs TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction regis-
ter the RAMresponds just as it does in response to the BYPASS instruction described above.
IDCODE
The IDCODE instruction causes the ID ROMto be loaded into the ID register when the controller is in Capture-DR mode and places the ID
register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any
time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAMoutputs are forced to an inactive drive state (high-Z) and the Bound-
ary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
This RAM does not implement 1149.1 EXTEST function. *Not 1149.1 Compliant *
Preloads ID Register and places it between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *
GSI private instruction.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Places Bypass Register between TDI and TDO.
1
IDCODE
001
1, 2
SAMPLE-Z
010
1
RFU
011
1
SAMPLE/
PRELOAD
GSI
100
1
101
1
RFU
110
1
BYPASS
111
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS881Z36T-80I | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-100 | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS88218AB | 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs |
| GS88236AB-150I | 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs |
| GS88236AB-166 | 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS881Z36T-80I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881ZV18BT-250 | 制造商:GSI Technology 功能描述:256K X 36 (9 MEG) NBT, JTAG - Trays |
| GS881ZV18BT-250I | 制造商:GSI Technology 功能描述:256K X 36 (9 MEG) NBT, JTAG - Trays |
| GS881ZV18BT-333 | 制造商:GSI Technology 功能描述:256K X 36 (9 MEG) NBT, JTAG - Trays |
| GS881ZV32BD-250 | 制造商:GSI Technology 功能描述:256K X 32 (8 MEG) NBT, JTAG - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。