
5
Digital Input Low Voltage
A
Full
-
-
0.8
V
Digital Input High Voltage
A
25
2.0
-
-
V
A
Full
2.2
-
-
V
SER OUT Logic Low Voltage
Serial Mode, I
OL
= 1.6mA
Serial Mode, I
OH
= -0.4mA
Output Disabled, V
OUT
= 2.5V
A
Full
-
-
0.4
V
SER OUT Logic High Voltage
A
Full
3.0
-
-
V
SER OUT Leakage Current
A
25
-
0.2
5
μ
A
μ
A
A
Full
-
1
10
AC CHARACTERISTICS
(Note 4)
-3dB Bandwidth (Note 6)
V
OUT
= 200mV
P-P
V
OUT
= 1V
P-P
V
OUT
= 2V
P-P
V
OUT
= 2V
P-P
, R
L
= 150
V
OUT
= 4V
P-P
, R
L
= 150
10MHz, V
IN
= 1V
P-P
, R
L
= 150
10MHz, V
IN
= 1V
P-P
, R
L
= 1k
10MHz, V
IN
= 1V
P-P
, R
L
= 150
10MHz, V
IN
= 1V
P-P
, R
L
= 1k
NTSC or PAL, R
L
=
150
NTSC or PAL, R
L
=
1k
NTSC or PAL, R
L
≥
10k
NTSC or PAL, R
L
=
150
NTSC or PAL, R
L
=
1k
NTSC or PAL, R
L
≥
10k
B
25
-
95
-
MHz
B
25
-
75
-
MHz
B
25
-
60
-
MHz
B
25
-
50
-
MHz
Slew Rate (Note 6)
B
25
-
275
-
V/
μ
s
All Hostile Crosstalk (Note 6)
B
25
-
-55
-
dB
B
25
-
-58
-
dB
All Hostile Off Isolation (Note 6)
B
25
-
95
-
dB
B
25
-
75
-
dB
Differential Phase
B
25
-
0.5
-
DEG
B
25
-
0.05
-
DEG
B
25
-
0.05
-
DEG
Differential Gain
B
25
-
0.05
-
%
B
25
-
0.05
-
%
B
25
-
0.02
-
%
TIMING CHARACTERISTICS
(See Figure 8 for more information)
Write Pulse Width High (t
WH
)
Write Pulse Width Low (t
WL
)
Chip-Enable Setup Time to Write (t
CS
)
Chip-Enable Hold Time From Write (t
CH
)
Data and Address Setup Time to Write (t
DS
)
A
Full
20
-
-
ns
A
Full
20
-
-
ns
A
Full
5
-
-
ns
A
Full
5
-
-
ns
Parallel Mode
A
Full
20
-
-
ns
Serial Mode
A
Full
20
-
-
ns
Data and Address Hold Time From Write (t
DH
)
Latch Pulse Width (t
L
)
Latch Delay From Write (t
D
)
LATCH Edge to Output Disabled (t
OFF
)
LATCH Edge to Output Enabled (t
ON
)
Output Break-Before-Make Delay
(t
ON -
t
OFF
)
NOTES:
2. For the lowest crosstalk, and the best composite video performance, use R
L
≥
1k
.
3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
4. See AC Test Circuits (Figure 1 through Figure 4).
5. Excludes D1/SER OUT which is a bidirectional terminal and thus falls under the higher Output Leakage limit.
6. See Typical Performance Curves for more information.
A
Full
25
-
-
ns
A
Full
40
-
-
ns
A
Full
40
-
-
ns
Serial Mode
B
Full
-
30
-
ns
Serial Mode
B
Full
-
185
-
ns
Serial Mode
B
Full
-
155
-
ns
Electrical Specifications
V
SUPPLY
=
±
5V, AGND = DGND = 0V, R
L
= 400
(
Note 2)
,
Unless Otherwise Specified.
(Continued)
PARAMETER
TEST CONDITIONS
(NOTE 3)
TEST
LEVEL
TEMP
(
o
C)
MIN
TYP
MAX
UNITS
HA457