- 您現在的位置：買賣IC網 > PDF目錄385382 > HIP6018B (Intersil Corporation) 100,000 System Gate FPGA - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數資料
| 型號： | HIP6018B |
| 廠商： | Intersil Corporation |
| 英文描述： | 100,000 System Gate FPGA - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | 先進的雙PWM和線性功率控制 |
| 文件頁數： | 6/14頁 |
| 文件大小： | 134K |
| 代理商： | HIP6018B |
2-243
Functional Pin Description
VSEN1 (Pin 19)
This pin is connected to the PWM converter’s output voltage.
The PGOOD and OVP comparator circuits use this signal to
report output voltage status and for over voltage protection.
OCSET1 (Pin 20)
Connect a resistor (R
OCSET
) from this pin to the drain of the
upper MOSFET. R
OCSET
, an internal 200
μ
A current source
(I
OCSET
), and the upper MOSFET on-resistance (r
DS(ON)
)
set the PWM converter over-current (OC) trip point
according to the following equation:
I
DS ON
)
An over-current trip cycles the soft-start function. Sustaining
an over-current for 2 soft-start intervals shuts down the
controller.
SS (Pin 9)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 11
μ
A (typically) current source, sets
the soft-start interval of the converter. Pulling this pin low
with an open drain signal will shut down the IC.
VID0, VID1, VID2, VID3, VID4 (Pins 6, 5, 4, 3 and 2)
VID0-4 are the input pins to the 5-bit DAC. The states of
these five pins program the internal voltage reference
(DACOUT). The level of DACOUT sets the core converter
output voltage. It also sets the core PGOOD and OVP
thresholds.
COMP1 and FB1 (Pins 17 and 18)
COMP1 and FB1 are the available external pins of the PWM
error amplifier. The FB1 pin is the inverting input of the error
amplifier. Similarly, the COMP1 pin is the error amplifier
output. These pins are used to compensate the voltage-
control feedback loop of the PWM converter.
GND (Pin 14)
Signal ground for the IC. All voltage levels are measured with
respect to this pin.
PGOOD (Pin 7)
PGOOD is an open collector output used to indicate the
status of the output voltages. This pin is pulled low when the
core output is not within
±
10% of the DACOUT reference
voltage and the other outputs are below their under-voltage
thresholds. The PGOOD output is open for ‘11111’ VID
code. See Table 1.
PHASE1 (Pin 23)
Connect the PHASE pin to the PWM converter’s upper
MOSFET source. This pin is used to monitor the voltage
drop across the upper MOSFET for over-current protection.
UGATE1 (Pin 24)
Connect UGATE pin to the PWM converter’s upper MOSFET
gate. This pin provides the gate drive for the upper MOSFET.
PGND (Pin 21)
This is the power ground connection. Tie the PWM
converter’s lower MOSFET source to this pin.
LGATE1 (Pin 22)
Connect LGATE1 to the PWM converter’s lower MOSFET
gate. This pin provides the gate drive for the lower MOSFET.
VCC (Pin 1)
Provide a 12V bias supply for the IC to this pin. This pin
also provides the gate bias charge for all the MOSFETs
controlled by the IC.
RT (Pin 10)
This pin provides oscillator switching frequency adjustment.
By placing a resistor (R
T
) from this pin to GND, the nominal
200kHz switching frequency is increased according to the
following equation:
Conversely, connecting a pull-up resistor (R
T
) from this pin
to VCC reduces the switching frequency according to the
following equation:
7
T
FAULT (Pin 8)
This pin is low during normal operation, but it is pulled to VCC
in the event of an over-voltage or over-current condition.
DRIVE3 (Pin 15)
Connect this pin to the gate of an external MOSFET. This pin
provides the drive for the linear controller’s pass transistor.
FB3 (Pin 16)
Connect this pin to a resistor divider to set the linear
controller output voltage.
VOUT2 (Pin 13)
Output of the linear regulator. Supplies current up to 230mA.
FB2 (Pin 11)
Connect this pin to a resistor divider to set the linear
regulator output voltage.
VIN2 (Pin 12)
This pin supplies power to the internal regulator. Connect
this pin to a suitable 3.3V source.
Additionally, this pin is used to monitor the 3.3V supply. If,
following a startup cycle, the voltage drops below 2.55V
(typically), the chip shuts down. A new soft-start cycle is
initiateduponreturnofthe3.3Vsupplyabovetheunder-voltage
threshold.
I
PEAK
R
×
---------------------------------------------------
=
Fs
200kHz
T
6
)
--------------------
+
≈
(R
T
to GND)
Fs
200kHz
--------------------
)
–
≈
(R
T
to 12V)
HIP6018B
相關PDF資料 |
PDF描述 |
|---|---|
| HIP6018BCB | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6019 | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6019CB | Advanced Dual PWM and Dual Linear Power Control |
| HIP6019EVAL1 | Advanced Dual PWM and Dual Linear Power Control |
| HIP6019 | 5-BIT PROGRAMMABLE SYNCHRONOUS BUCK, NON-SYNCHRONOUS,ADJUSTABLE LDO AND 200mA ON-BOARD LDO |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HIP6018B_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced PWM and Dual Linear Power Control |
| HIP6018BCB | 功能描述:IC REG TRPL BCK/LINEAR 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩壓器 - 線性 + 切換式 系列:- 標準包裝:2,500 系列:- 拓撲:降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數:5 頻率 - 開關:300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅動器:無 帶監控器:無 帶序列發生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| HIP6018BCB-T | 功能描述:IC REG TRPL BCK/LINEAR 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩壓器 - 線性 + 切換式 系列:- 標準包裝:2,500 系列:- 拓撲:降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數:5 頻率 - 開關:300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅動器:無 帶監控器:無 帶序列發生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| HIP6018BCBZ | 功能描述:電壓模式 PWM 控制器 ADV DL PWM "3 IN1" W/LWER DAC RNG RoHS:否 制造商:Texas Instruments 輸出端數量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| HIP6018BCBZ-T | 功能描述:電壓模式 PWM 控制器 ADV DL PWM "3 IN1" W/LWER DAC RNG RoHS:否 制造商:Texas Instruments 輸出端數量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。