欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY27SA161G1M
廠商: Hynix Semiconductor Inc.
英文描述: 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
中文描述: 1Gbit的(128Mx8bit / 64Mx16bit)NAND閃存
文件頁數: 8/43頁
文件大小: 729K
代理商: HY27SA161G1M
Rev 0.5 / Oct. 2004
8
HY27UA(08/16)1G1M Series
HY27SA(08/16)1G1M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
SIGNAL DESCRIPTIONS
See Figure 1, Logic Diagram and Table 1, Signal Names, for a brief overview of the signals connected to this device.
Inputs/Outputs (I/O
0
-I/O
7
)
Input/Outputs 0 to 7 are used to input the selected address, output the data during a Read opertion or input a com-
mand or data during a Write operation. The inputs are latched on the rising edge of Write Enable. I/O
0
-I/O
7
can be left
floating when the device is deselected or the outputs are disabled.
Inputs/Outputs (I/O
8
-I/O
15
)
Input/Outputs 8 to 15 are only available in x16 devices. They are used to output the data during a Read operation or
input data during a Write operation. Command and Address Inputs only require I/O
0
to I/O
7
.
The inputs are latched on the rising edge of Write Enable. I/O
8
-I/O
15
can be left floating when the device is deselected
or the outputs are disabled.
Address Latch Enable (ALE)
The Address Latch Enable activates the latching of the Address inputs in the Command Interface. When ALE is high,
the inputs are latched on the rising edge of Write Enable.
Command Latch Enable (CLE)
The Command Latch Enable activates the latching of the Command inputs in the Command Interface. When CLE is
high, the inputs are latched on the rising edge of Write Enable.
Chip Enable (CE)
The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip En-
able is low, V
IL
, the device is selected. If Chip Enable goes high, V
IH
, while the device is busy, the device remains se-
lected and does not go into standby mode.
When the device is executing a Sequential Row Read operation, Chip Enable must be held low (from the second page
read onwards) during the time that the device is busy (t
BLBH1
). If Chip Enable goes high during t
BLBH1
the operation is
aborted.
Read Enable (RE)
The Read Enable, RE, controls the sequential data output during Read operations. Data is valid t
RLQV
after the falling
edge of RE. The falling edge of RE also increments the internal column address counter by one.
Write Enable (WE).
The Write Enable input, WE, controls writing to the Command Interface, Input Address and Data
latches. Both addresses and data are latched on the rising edge of Write Enable.
During power-up and power-down a recovery time of 1us (min) is required before the Command Interface is ready to
accept a command. It is recommended to keep Write Enable high during the recovery time.
Write Protect (WP).
The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations.
When Write Protect is Low, V
IL
, the device does not accept any program or erase operations.
It is recommended to keep the Write Protect pin Low, V
IL
, during power-up and power-down.
相關PDF資料
PDF描述
HY27SA1G1M 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UA081G1M 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UA161G1M 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UA1G1M 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UAxxx 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
相關代理商/技術參數
參數描述
HY27SA1G1M 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SAXXX 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SF081G2A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
HY27SF081G2A-F(P) 制造商:SK Hynix Inc 功能描述:
HY27SF081G2M 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
主站蜘蛛池模板: 廊坊市| 漳平市| 湄潭县| 夹江县| 永登县| 河曲县| 客服| 房山区| 罗江县| 昌宁县| 公安县| 浦江县| 湾仔区| 刚察县| 乐陵市| 安新县| 隆回县| 宜兴市| 宁南县| 明溪县| 天峨县| 江城| 漠河县| 萍乡市| 太白县| 常州市| 靖江市| 铜山县| 饶阳县| 黑龙江省| 酒泉市| 华坪县| 伽师县| 米脂县| 彭阳县| 达州市| 广德县| 法库县| 晋州市| 咸宁市| 拜泉县|