欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): HY29F080G-70
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: x8 Flash EEPROM
中文描述: 1M X 8 FLASH 5V PROM, 70 ns, PDSO44
封裝: PLASTIC, SOP-44
文件頁數(shù): 18/38頁
文件大小: 366K
代理商: HY29F080G-70
18
Rev. 6.1/May 01
HY29F080
DQ[3] - Sector Erase Timer
After writing a Sector Erase command sequence,
the host may read DQ[3] to determine whether or
not an erase operation has begun. When the
sector erase time-out expires and the sector erase
operation commences, DQ[3] switches from a
0
to a
1
. Refer to the
Sector Erase Command
section for additional information. Note that the
sector erase timer does not apply to the Chip Erase
command.
After the initial Sector Erase command sequence
is issued, the system should read the status on
DQ[7] (Data# Polling) or DQ[6] (Toggle Bit I) to
ensure that the device has accepted the command
sequence, and then read DQ[3]. If DQ[3] is a
1
,
the internally controlled erase cycle has begun and
all further sector erase data cycles or commands
(other than Erase Suspend) are ignored until the
erase operation is complete. If DQ[3] is a
0
, the
device will accept a sector erase data cycle to mark
an additional sector for erasure. To ensure that
the data cycles have been accepted, the system
software should check the status of DQ[3] prior to
and following each subsequent sector erase data
cycle. If DQ[3] is high on the second status check,
the last data cycle might not have been accepted.
HARDWARE DATA PROTECTION
The HY29F080 provides several methods of pro-
tection to prevent accidental erasure or program-
ming which might otherwise be caused by spuri-
ous system level signals during V
CC
power-up and
power-down transitions, or from system noise.
These methods are described in the sections that
follow.
Command Sequences
Commands that may alter array data require a
sequence of cycles as described in Table 5. This
provides data protection against inadvertent writes.
Low V
CC
Write Inhibit
To protect data during V
CC
power-up and power-
down, the device does not accept write cycles
when V
CC
is less than V
LKO
(typically 3.7 volts). The
command register and all internal program/erase
circuits are disabled, and the device resets to the
Read mode. Writes are ignored until V
CC
is greater
than V
LKO
. The system must provide the proper
signals to the control pins to prevent unintentional
writes when V
CC
is greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#,
CE# or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by asserting any one of
the following conditions: OE# = V
IL
, CE# = V
IH
, or
WE# = V
IH
. To initiate a write cycle, CE# and WE#
must be a logical zero while OE# is a logical one.
Power-Up Write Inhibit
If WE# = CE# = V
IL
and OE# = V
IH
during power
up, the device does not accept commands on the
rising edge of WE#. The internal state machine is
automatically reset to the Read mode on power-
up.
Sector Group Protection
Additional data protection is provided by the
HY29F080
s sector group protect feature, de-
scribed previously, which can be used to protect
sensitive areas of the Flash array from accidental
or unauthorized attempts to alter the data.
相關(guān)PDF資料
PDF描述
HY29F080G-90 x8 Flash EEPROM
HY29F080R-12 x8 Flash EEPROM
HY29F080R-70 x8 Flash EEPROM
HY29F080R-90 x8 Flash EEPROM
HY29F080T-12 x8 Flash EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY29F080G-70E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
HY29F080G90 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8 Megabit (1M x 8), 5 Volt-only, Flash Memory
HY29F080G-90 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:x8 Flash EEPROM
HY29F080G-90E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
HY29F080R12 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8 Megabit (1M x 8), 5 Volt-only, Flash Memory
主站蜘蛛池模板: 乳源| 凯里市| 蒲城县| 镇康县| 张家口市| 长岛县| 彭山县| 保康县| 南漳县| 芮城县| 湾仔区| 湘潭县| 吕梁市| 理塘县| 宜春市| 大关县| 固原市| 常州市| 尼玛县| 原平市| 淮阳县| 个旧市| 波密县| 中西区| 大港区| 泊头市| 行唐县| 星座| 遵化市| 布尔津县| 闻喜县| 海原县| 牟定县| 兴业县| 武陟县| 奉新县| 昭苏县| 湖南省| 定襄县| 百色市| 西乌|