- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385414 > HY29F080R-12 (HYNIX SEMICONDUCTOR INC) x8 Flash EEPROM PDF資料下載
參數(shù)資料
| 型號： | HY29F080R-12 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | x8 Flash EEPROM |
| 中文描述： | 1M X 8 FLASH 5V PROM, 120 ns, PDSO40 |
| 封裝： | REVERSE, TSOP-40 |
| 文件頁數(shù)： | 6/38頁 |
| 文件大小： | 366K |
| 代理商： | HY29F080R-12 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
6
Rev. 6.1/May 01
HY29F080
Table 3. HY29F080 Bus Operations Requiring High Voltage
1, 2
Notes:
1. L = V
, H = V
, X = Don
’
t Care. See DC Characteristics for voltage levels.
2. Address bits not specified are Don
’
t Care.
3. See text for additional information.
4. SGA = sector group address. See Table 1.
Read Operation
Data is read from the HY29F080 by using stan-
dard microprocessor read cycles while placing the
address of the byte to be read on the device
’
s
address inputs, A[19:0]. As shown in Table 2, the
host system must drive the CE# and OE# inputs
Low and drive WE# High for a valid read opera-
tion to take place. The device outputs the speci-
fied array data on DQ[7:0].
The HY29F080 is automatically set for reading
array data after device power-up and after a hard-
ware reset to ensure that no spurious alteration of
the memory content occurs during the power tran-
sition. No command is necessary in this mode to
obtain array data, and the device remains enabled
for read accesses until the command register con-
tents are altered.
This device features an Erase Suspend mode.
While in this mode, the host may read the array
data from any sector of memory that is not marked
for erasure. If the host attempts to read from an
address within an erase-suspended sector, or
while the device is performing an erase or byte
program operation, the device outputs status data
instead of array data. After completing a program-
ming operation in the Erase Suspend mode, the
system may once again read array data with the
same exceptions noted above. After completing
an internal program or internal erase algorithm,
the HY29F080 automatically returns to the read
array data mode.
The host must issue a hardware reset or the soft-
ware reset command (see Command Definitions)
to return a sector to the read array data mode if
DQ[5] goes high during a program or erase cycle,
or to return the device to the read array data mode
while it is in the Electronic ID mode.
Write Operation
Certain operations, including programming data
and erasing sectors of memory, require the host
to write a command or command sequence to the
HY29F080. Writes to the device are performed
by placing the byte address on the device
’
s ad-
dress inputs while the data to be written is input
on DQ[7:0]. The host system must drive the CE#
and WE# pins Low and drive OE# High for a valid
write operation to take place. All addresses are
n
o
r
e
p
O
3
#
E
C
#
E
O
#
E
W
-
T
E
S
#
E
R
]
1
:
1
A
]
A
]
A
]
A
]
A
]
:
Q
D
p
u
o
G
r
e
e
P
S
t
L
V
D
I
X
H
A
G
S
4
V
D
I
X
X
X
X
p
u
o
t
G
r
e
e
n
U
S
V
D
I
V
D
I
X
H
A
G
S
4
V
D
I
X
X
X
X
y
p
m
r
e
e
n
U
e
T
S
p
u
o
t
G
X
X
X
V
D
I
X
X
X
X
X
X
r
a
n
e
d
a
o
M
C
L
L
H
H
X
V
D
I
L
L
L
D
A
x
0
=
x
y
H
e
d
o
C
e
c
e
D
L
L
H
H
X
V
D
I
L
L
H
=
0
8
5
0
F
D
x
9
0
2
Y
H
p
u
o
n
G
r
e
e
P
c
V
S
o
o
n
L
L
H
H
A
G
S
4
V
D
I
L
H
L
=
0
0
x
0
e
n
U
d
e
=
1
e
0
x
0
e
P
d
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY29F080R-70 | x8 Flash EEPROM |
| HY29F080R-90 | x8 Flash EEPROM |
| HY29F080T-12 | x8 Flash EEPROM |
| HY29F080T-70 | x8 Flash EEPROM |
| HY29F080T-90 | x8 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29F080R-12E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| HY29F080R-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| HY29F080R-15E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| HY29F080R-15I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| HY29F080R-55E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。