- 您現在的位置：買賣IC網 > PDF目錄367354 > HY5V26CLF 8Mx16|3.3V|4K|6/K/H/8/P/S|SDR SDRAM - 128M PDF資料下載
參數資料
| 型號： | HY5V26CLF |
| 英文描述： | 8Mx16|3.3V|4K|6/K/H/8/P/S|SDR SDRAM - 128M |
| 中文描述： | 8M × 16位| 3.3 | 4K的| 6/K/H/8/P/S |特別提款權的SDRAM - 128M的 |
| 文件頁數： | 1/14頁 |
| 文件大小： | 72K |
| 代理商： | HY5V26CLF |
HY5V26C(L/S)F
4 Banks x 2M x 16bits Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits de-
scribed. No patent licenses are implied.
Rev. 0.9/Oct. 01
DESCRIPTION
The Hynix HY5V26C(L/S)F is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the consumer memory applications
which require low power consumption and small form factor. HY5V26C(L/S)F is organized as 4banks of 2,097,152x16
HY5V26C(L/S)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated
by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of
read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst
read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3
±
0.3V power supply
All device balls are compatible with LVTTL interface
54Ball FBGA (10.5mm x 8.3mm)
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM or LDQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY5V26CF-6
166MHz
Normal
4Banks x 2Mbits
x16
LVTTL
54ball FBGA
HY5V26CF-K
133MHz
HY5V26CF-H
133MHz
HY5V26CF-8
125MHz
HY5V26CF-P
100MHz
HY5V26CF-S
100MHz
HY5V26C(L/S)F-6
166MHz
Low power
HY5V26C(L/S)F-K
133MHz
HY5V26C(L/S)F-H
133MHz
HY5V26C(L/S)F-8
125MHz
HY5V26C(L/S)F-P
100MHz
HY5V26C(L/S)F-S
100MHz
相關PDF資料 |
PDF描述 |
|---|---|
| HY5V26CLF-6 | x16 SDRAM |
| HY5V26CLF-6I | x16 SDRAM |
| HY5V26CLF-8 | x16 SDRAM |
| HY5V26CLF-8I | x16 SDRAM |
| HY5V26CLF-H | x16 SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HY5V26CLF-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY5V26CLF-6I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY5V26CLF-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY5V26CLF-8I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY5V26CLF-H | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 2M x 16bits Synchronous DRAM |
發布緊急采購，3分鐘左右您將得到回復。