欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY5V28CLF-P
英文描述: x8 SDRAM
中文描述: x8 SDRAM內存
文件頁數: 1/14頁
文件大小: 72K
代理商: HY5V28CLF-P
HY5V26C(L/S)F
4 Banks x 2M x 16bits Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits de-
scribed. No patent licenses are implied.
Rev. 0.9/Oct. 01
DESCRIPTION
The Hynix HY5V26C(L/S)F is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the consumer memory applications
which require low power consumption and small form factor. HY5V26C(L/S)F is organized as 4banks of 2,097,152x16
HY5V26C(L/S)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated
by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of
read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst
read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3
±
0.3V power supply
All device balls are compatible with LVTTL interface
54Ball FBGA (10.5mm x 8.3mm)
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM or LDQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY5V26CF-6
166MHz
Normal
4Banks x 2Mbits
x16
LVTTL
54ball FBGA
HY5V26CF-K
133MHz
HY5V26CF-H
133MHz
HY5V26CF-8
125MHz
HY5V26CF-P
100MHz
HY5V26CF-S
100MHz
HY5V26C(L/S)F-6
166MHz
Low power
HY5V26C(L/S)F-K
133MHz
HY5V26C(L/S)F-H
133MHz
HY5V26C(L/S)F-8
125MHz
HY5V26C(L/S)F-P
100MHz
HY5V26C(L/S)F-S
100MHz
相關PDF資料
PDF描述
HY5V28CLF-S x8 SDRAM
HY5V52CF 8Mx32|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V56BF 16Mx16|3.3V|8K|H|SDR SDRAM - 256M
HY5V56BF-I 16Mx16|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V56BLF-I 16Mx16|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
相關代理商/技術參數
參數描述
HY5V28CLF-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
HY5V52CF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx32|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V52CFP6 制造商:HYNIX 功能描述:Pb Free
HY5V52F 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 32bits Synchronous DRAM
HY5V52F-H 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 32bits Synchronous DRAM
主站蜘蛛池模板: 新兴县| 南召县| 金堂县| 泸州市| 温宿县| 芷江| 周至县| 会理县| 合山市| 通河县| 孝义市| 荣昌县| 聊城市| 富裕县| 汕头市| 金坛市| 禹州市| 乡城县| 舟曲县| 磐安县| 三亚市| 峨边| 镶黄旗| 肥西县| 东安县| 保定市| 兴隆县| 大城县| 中西区| 永福县| 图们市| 古蔺县| 惠东县| 安顺市| 济阳县| 台安县| 聂拉木县| 泌阳县| 景东| 许昌县| 苗栗市|