欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ICS90C61A-XXXV
英文描述: Peripheral IC
中文描述: 外圍芯片
文件頁數: 1/10頁
文件大小: 360K
代理商: ICS90C61A-XXXV
90C65ARevA111095
Dual Voltage Video/Memory Clock Generator
Introduction
The Integrated Circuit Systems
ICS90C65
is a dual clock
generator for VGA applications. It simultaneously generates
two clocks. One clock is for the video memory, and the other
is the video dot clock.
The
ICS90C65
has been specifically designed to serve the
portable PC market with operation at either 3.3V or 5V with a
comprehensive power-saving shut-down mode.
This data sheet supplies sales order information, a functional
overview, signal pin details, a block diagram, AC/DC charac-
teristics, timing diagrams, and package mechanical information.
Description
The Integrated Circuit Systems Video Graphics Array Clock
Generator (
ICS90C65)
is capable of producing different out-
put frequencies under firmware control. The video output
frequency is derived from a 14.318 MHz system clock avail-
able in IBM PC/XT/AT and Personal System/2 computers. It
is designed to work with Western Digital
Imaging
Video
Graphics Array and 8514/A devices to optimize video subsys-
tem performance.
The video dot clock output may be one of 15 internally-
generated frequencies or one external input. The selection of
the video dot clock frequency is done through four inputs.
Features
Specified for dual voltage operation (V
DD
=3.3V or 5V),
but operates continuously from 3.0V to 5.25V
Designed to be powered-down for extended battery life
Backward compatibility to the ICS90C64 and ICS90C63
Dual Clock generator for the IBM-compatible Western
Digital Imaging Video Graphics Array (VGA) LSI
devices, and 8514/A chip sets
Integral loop filter components, reduce cost and phase
jitter
Generates fifteen video clock frequencies (including
25.175 and 28.322 MHz) derived from a 14.318 MHz
system clock reference frequency
On-chip generation of eight memory clock frequencies
Video clock is selectable among the 15 internally gener-
ated clocks and one external clock
CMOS technology
Available in 20-pin PLCC, SOIC and DIP packages
Integrated
Circuit
Systems, Inc.
Note:ICS90C65N (DIP) pin-out is identical to ICS90C65M (SOIC) pin-out.
ICS90C65
VSEL0
VSEL1
VSEL2
VSEL3
VSEL0 and VSEL1 are latched by the SELEN signal. VSEL2
and VSEL3 are used as direct inputs to the VCLK selection.
Table 1-1 is the truth table for VCLK selection.
The input and truth table have been designed to allow a direct
connection to one of the many Western Digital Imaging VGA
controllers or 8514/A chip sets.
The MCLK output is one of eight internally-generated frequen-
cies as shown in Table 1-2. The various VCLK and MCLK
frequencies are derived from the 14.318 MHz input frequency.
The VCLKE and MCLKE input can tristate the VCLK and
MCLK outputs to facilitate board level testing.
相關PDF資料
PDF描述
ICS90C64A-903M Video/Graphics Clock Generator
ICS90C64A-903N Video/Graphics Clock Generator
ICS90C64A-903V Video/Graphics Clock Generator
ICS90C64A-907M Video/Graphics Clock Generator
ICS90C64A-907N Video/Graphics Clock Generator
相關代理商/技術參數
參數描述
ICS90C64A-903M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
ICS90C64A-903N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
ICS90C64A-903V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
ICS90C64A-907M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
ICS90C64A-907N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
主站蜘蛛池模板: 南丰县| 新泰市| 雅安市| 建昌县| 马山县| 屏东县| 高雄县| 怀化市| 汉阴县| 盐源县| 郴州市| 稷山县| 娄烦县| 仲巴县| 建德市| 玉屏| 新龙县| 林甸县| 鄯善县| 铅山县| 怀仁县| 娄底市| 佛教| 如东县| 滕州市| 澄城县| 浑源县| 龙海市| 保靖县| 南宁市| 达孜县| 轮台县| 贵南县| 湟源县| 西安市| 沙洋县| 沅江市| 土默特左旗| 日照市| 宁陕县| 信宜市|