- 您現在的位置：買賣IC網 > PDF目錄360785 > ICS950223 Programmable Timing Control Hub? for P4? PDF資料下載
參數資料
| 型號： | ICS950223 |
| 英文描述： | Programmable Timing Control Hub? for P4? |
| 中文描述： | 可編程定時控制集線器？為??？ |
| 文件頁數： | 1/24頁 |
| 文件大小： | 209K |
| 代理商： | ICS950223 |
Integrated
Circuit
Systems, Inc.
ICS950223
0496C—05/06/05
Block Diagram
Pin Configuration
Recommended Application:
Brookdale and Brookdale-G chipset with P4 processor.
Output Features:
3 - Pairs of differential CPU clocks
(differential current mode)
3 - 3V66 @ 3.3V
10 - PCI @ 3.3V
1 - 48MHz @ 3.3V fixed
2 - REF @ 3.3V, 14.318MHz
1 - 48_66MHz selectable @ 3.3V fixed
1 - 24_48MHz selectable @ 3.3V
Features/Benefits:
QuadRom
TM
frequency selection.
Programmable output frequency.
Programmable asynchronous 3V66 & PCI frequency.
Programmable output divider ratios.
Programmable output rise/fall time.
Programmable output skew.
Programmable spread percentage for EMI control.
Watchdog timer technology to reset system
if system malfunctions.
Programmable watchdog safe frequency.
Support I
2
C Index read/write and block read/write
operations.
Uses external 14.318MHz reference input.
Key Specifications:
CPU Output Jitter <150ps
3V66 Output Jitter <250ps
CPU Output Skew <100ps
Programmable Timing Control Hub for P
4
Frequency Table
PLL2
PLL1
Spread
Spectrum
48MHz
PCICLK (9:0)
3V66 (2:0)
24_48MHz
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
3V66
DIVDER
PD#
MULTSEL(1:0)
FS (4:0)
SDATA
SCLK
Vtt_PWRGD#
SEL 48_24#
SEL 66_48#
I REF
RESET#
Control
Logic
Config.
Reg.
REF (1:0)
3
10
4
3
CPUCLKT (2:0)
CPUCLKC (2:0)
/ 2
3V66
DIVDER
3V66_48MHz
*MULTSEL1/REF1 1
VDDREF 2
48 REF0/MULTSEL0**
47 GNDREF
46 VDDCPU
45 CPUCLKT2
44 CPUCLKC2
43 GNDCPU
42 PD#*
41 CPUCLKT0
40 CPUCLKC0
39 VDDCPU
38 CPUCLKT1
37 CPUCLKC1
36 GNDCPU
35 IREF
34 AVDD
33 GND
32 VDD3V66
31 3V66_0
30 3V66_1
29 GND
28 3V66_2
27 3V66_3_48MHz/Sel66_48#**
26 SCLK
25 SDATA
X1 3
X2 4
GND 5
*FS2/PCICLK0 6
*FS3/PCICLK1 7
**SEL48_24#/PCICLK2 8
VDDPCI 9
*FS4/PCICLK3 10
PCICLK4 11
PCICLK5 12
GND 13
PCICLK6 14
PCICLK7 15
PCICLK8 16
PCICLK9 17
VDDPCI 18
Vttpwr_GD# 19
RESET# 20
GND 21
~
*FS0/48MHz 22
*FS1/24_48MHz 23
AVDD48 24
48-SSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
I
~
This output has 2X drive strength
Bit4
FS4
0
Bit3
FS3
0
Bit2
FS2
0
Bit1
FS1
0
Bit0
FS0
0
CPU
MHz
3V66
MHz
PCI
MHz
102.00
68.00
34.00
0
0
0
0
1
105.00
70.00
35.00
0
0
0
0
0
0
1
1
0
1
108.00
72.00
36.00
111.00
74.00
37.00
0
0
1
0
0
114.00
76.00
38.00
0
0
1
0
1
117.00
78.00
39.00
0
0
1
1
0
120.00
80.00
40.00
0
0
1
1
1
123.00
82.00
41.00
0
1
0
0
0
126.00
72.00
36.00
0
1
0
0
1
130.00
74.29
37.14
0
1
0
1
0
136.00
68.00
34.00
0
1
0
1
1
140.00
70.00
35.00
0
1
1
0
0
144.00
72.00
36.00
0
1
1
0
1
148.00
74.00
37.00
0
1
1
1
0
152.00
76.00
38.00
0
1
1
1
1
156.00
78.00
39.00
1
0
0
0
0
160.00
80.00
40.00
1
0
0
0
1
164.00
82.00
41.00
1
0
0
1
0
166.60
66.64
33.32
1
0
0
1
1
170.00
68.00
34.00
1
0
1
0
0
175.00
70.00
35.00
1
0
1
0
1
180.00
72.00
36.00
1
0
1
1
0
185.00
74.00
37.00
1
0
1
1
1
190.00
76.00
38.00
1
1
0
0
0
66.80
66.80
33.40
1
1
0
0
1
100.20
66.80
33.40
1
1
0
1
0
133.60
66.80
33.40
1
1
0
1
1
200.40
66.80
33.40
1
1
1
0
0
66.67
66.67
33.34
1
1
1
0
1
100.00
66.67
33.33
1
1
1
1
1
1
1
1
0
1
200.00
66.67
33.33
133.33
66.67
33.33
相關PDF資料 |
PDF描述 |
|---|---|
| ICS950227 | Programmable Timing Control Hub for P4 |
| ICS950401 | AMD - K8TM System Clock Chip |
| ICS950402 | AMD - K8 System Clock Chip |
| ICS950402YFLF-T | AMD - K8 System Clock Chip |
| ICS950402YGLF-T | AMD - K8 System Clock Chip |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS950227 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4 |
| ICS9502P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
| ICS950401 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8TM System Clock Chip |
| ICS950402 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
發布緊急采購，3分鐘左右您將得到回復。