欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: IDTCSPT857CPFI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
中文描述: PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封裝: TVSOP-48
文件頁數: 1/15頁
文件大小: 148K
代理商: IDTCSPT857CPFI
1
IDTCSPT857C
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2003 Integrated Device Technology, Inc.
DSC-6201/13
c
IDTCSPT857C
COMMERCIAL AND INDUS T RIAL T EMPERAT URE RANGES
2.5V - 2.6V PHASE LOCKED
LOOP DIFFERENTIAL 1:10
SDRAM CLOCK DRIVER
J UNE 2003
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
1 to 10 differential clock distribution
Optimized for clock distribution in DDR (Double Data Rate)
SDRAMapplications
Operating frequency: 60MHz to 220MHz
Very low skew:
– <100ps for PC1600 - PC2700
– <75ps for PC3200
Very low jitter:
– <75ps for PC1600 - PC2700
– <50ps for PC3200
2.5V AV
DD
and 2.5V V
DDQ
for PC1600-PC2700
2.6V AV
DD
and 2.6V V
DDQ
for PC3200
CMOS control signal input
Test mode enables buffers while disabling PLL
Low current power-down mode
Tolerant of Spread Spectrum input clock
Available in 48-pin TSSOP and TVSOP, 40-pin VFQFPN, and 56-
pin VFBGA packages
DESCRIPTION:
The CSPT857C is a PLL based clock driver that acts as a zero delay buffer
to distribute one differential clock input pair(CLK,
CLK
) to 10 differential output
pairs (Y
[0:9]
,
Y
[0:9]
) and one differential pair of feedback clock output (FBOUT,
FBOUT
). External feedback pins (FBIN,
FBIN
) for synchronization of the
outputs to the input reference is provided. A CMOS Enable/Disable pin is
available for low power disable. When the input frequency falls below
approximately 20MHz, the device will enter power down mode. In this mode,
the receivers are disabled, the PLL is turned off, and the output clock drivers
are tristated, resulting in a current consumption of less than 200
μ
A.
The CSPT857C requires no external components and has been optimsed
for very low I/O phase error, skew, and jitter, while maintaining frequency and
duty cycle over the operating voltage and temperature range. The CSPT857C,
designed for use in both module assemblies and systemmotherboard based
solutions, provides an optimumhigh-performance clock source.
The CSPT857C is available in Commercial Temperature Range (0
°
C to
+70
°
C) and Industrial Temperature Range (-40
°
C to +85
°
C). See Ordering
Information for details.
APPLICATIONS:
Meets or exceeds JEDEC standard JESD 82-1A for registered
DDR clock driver
Meets proposed DDR1-400 specification
For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266),
PC2700 (DDR333), PC3200 (DDR400)
Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859,
SSTVF16859, DDR1 register, provides complete solution for
DDR1 DIMMs
相關PDF資料
PDF描述
IDTCSPU877ABVG 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877ANL 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877ANLG 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877A 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877ABV 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
相關代理商/技術參數
參數描述
IDTCSPT857D 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPT857DBV 制造商: 功能描述: 制造商:undefined 功能描述:
IDTCSPT857DBVG 功能描述:IC PLL CLK DVR SDRAM 56-CABGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件
IDTCSPT857DBVG8 功能描述:IC PLL CLK DVR SDRAM 56-CABGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件
IDTCSPT857DBVI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
主站蜘蛛池模板: 武冈市| 偃师市| 麻江县| 鄂托克旗| 荆门市| 东丰县| 武定县| 鹤山市| 天长市| 龙岩市| 无极县| 甘洛县| 南汇区| 精河县| 广德县| 从江县| 碌曲县| 松原市| 汉寿县| 赤城县| 安福县| 彭州市| 宝鸡市| 西和县| 宁陕县| 漯河市| 永州市| 奉新县| 额尔古纳市| 宾川县| 晴隆县| 绥阳县| 庆云县| 通河县| 宽甸| 雷州市| 花莲市| 德阳市| 舞钢市| 江孜县| 永嘉县|