- 您現在的位置：買賣IC網 > PDF目錄360972 > IRU3005CW PDF資料下載
參數資料
| 型號： | IRU3005CW |
| 文件頁數： | 10/14頁 |
| 文件大小： | 83K |
| 代理商： | IRU3005CW |
4-12
Rev. 1.2
12/8/00
IRU3004, IRU3005
APPLICATION INFORMATION
An example of how to calculate the components for the
application circuit is given below.
Assuming, two sets of output conditions that this regu-
lator must meet,
a) Vo=2.8V, Io=14.2A,
Vo=185mV,
Io=14.2A
b) Vo=2V, Io=14.2A,
Vo=140mV,
Io=14.2A
The regulator design will be done such that it meets the
worst case requirement of each condition.
Output Capacitor Selection
The first step is to select the output capacitor. This is
done primarily by selecting the maximum ESR value
that meets the transient voltage budget of the total
Vo
specification. Assuming that the regulators DC initial
accuracy plus the output ripple is 2% of the output volt-
age, then the maximum ESR of the output capacitor is
calculated as:
ESR
≤
=
100
14 2
7
.
m
The Sanyo MVGX series is a good choice to achieve
both the price and performance goals. The 6MV1500GX,
1500
μ
F, 6.3V has an ESR of less than 36m
typical.
Selecting 6 of these capacitors in parallel has an ESR
of
≈
6m
which achieves our low ESR goal.
Other type of Electrolytic capacitors from other manu-
facturers to consider are the Panasonic FA series or the
Nichicon PL series.
Reducing the Output Capacitors Using Voltage Level
Shifting Technique
The trace resistance or an external resistor from the output
of the switching regulator to the Slot 1 can be used to
the circuit advantage and possibly reduce the number of
output capacitors, by level shifting the DC regulation point
when transitioning from light load to full load and vice
versa. To accomplish this, the output of the regulator is
typically set about half the DC drop that results from
light load to full load. For example, if the total resistance
from the output capacitors to the Slot 1 and back to the
GND pin of the device is 5m
and if the total
I, the
change from light load to full load is 14A, then the output
voltage measured at the top of the resistor divider which
is also connected to the output capacitors in this case,
must be set at half of the 70mV or 35mV higher than the
DAC voltage setting. This intentional voltage level
shifting during the load transient eases the requirement
for the output capacitor ESR at the cost of load regula-
tion. One can show that the new ESR requirement eases
up by half the total trace resistance. For example, if the
ESR requirement of the output capacitors without volt-
age level shifting must be 7m
,
then after level shifting
the new ESR will only need to be 9.5m
if the trace
resistance is 5m
(7+5/2=9.5). However, one must be
careful that the combined “voltage level shifting” and the
transient response is still within the maximum tolerance
of the Intel specification. To insure this, the maximum
trace resistance must be less than:
Rs
≤
2(Vspec - 0.02*Vo -
Vo)/
I
Where :
Rs=Total maximum trace resistance allowed
Vspec=Intel total voltage spec
Vo=Output voltage
Vo=Output ripple voltage
I=load current step
For example, assuming:
Vspec=
±
140 mV=
±
0.1V for 2V output
Vo=2V
Vo=assume 10mV=0.01V
I=14.2A
Then the Rs is calculated to be:
Rs
≤
2(0.140 - 0.02*2 - 0.01)/14.2=12.6m
However, if a resistor of this value is used, the maximum
power dissipated in the trace (or if an external resistor is
being used) must also be considered. For example if
Rs=12.6m
,
the
power
(Io^2)*Rs=(14.2^2)*12.6=2.54W. This is a lot of power to
be dissipated in a system. So, if the Rs=5m
, then the
power dissipated is about 1W which is much more ac-
ceptable. If level shifting is not implemented, then the
maximum output capacitor ESR was shown previously
to be 7m
which translated to
≈
6 of the 1500
μ
F,
6MV1500GX type Sanyo capacitors. With Rs=5m
, the
maximum ESR becomes 9.5m
which is equivalent to
≈
4 caps. Another important consideration is that if a
trace is being used to implement the resistor, the power
dissipated by the trace increases the case temperature
of the output capacitors which could seriously effect the
life time of the output capacitors.
dissipated
is
Output Inductor Selection
The output inductance must be selected such that un-
der low line and the maximum output voltage condition,
the inductor current slope times the output capacitor
ESR is ramping up faster than the capacitor voltage is
相關PDF資料 |
PDF描述 |
|---|---|
| IRU3034CS | 8 Pin PWM Switcher CIC with Current Limiting in a 8-Pin SOIC(NB) package |
| IRU431ALCS | VOLT REGULATOR|ADJUSTABLE|+1.24 TO +15V|BIPOLAR|SOP|8PIN|PLASTIC |
| IRU431LCS | VOLT REGULATOR|ADJUSTABLE|+1.24 TO +15V|BIPOLAR|SOP|8PIN|PLASTIC |
| IRZ24NS | (159.21 k) |
| IRFZ24NL | Power MOSFET(Vdss=55V, Rds(on)=0.07ohm, Id=17A) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IRU3007 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:5-BIT PROGRAMMABLE SYNCHRONOUS BUCK, NON-SYNCHRONOUS,ADJUSTABLE LDO AND 200mA ON-BOARD LDO |
| IRU3007CW | 功能描述:IC CTRL/REG SYNC BUCK 28-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩壓器 - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數:10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| IRU3007CWTR | 功能描述:IC CTRL/REG SYNC BUCK 28-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩壓器 - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數:10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| IRU3008CWTR | 功能描述:IC REG 24-SOIC(W) RoHS:否 類別:集成電路 (IC) >> PMIC - 穩壓器 - DC DC 開關穩壓器 系列:- 標準包裝:20 系列:SIMPLE SWITCHER® 類型:降壓（降壓） 輸出類型:固定 輸出數:1 輸出電壓:12V 輸入電壓:4 V ~ 60 V PWM 型:電壓模式 頻率 - 開關:52kHz 電流 - 輸出:1A 同步整流器:無 工作溫度:-40°C ~ 125°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 包裝:管件 供應商設備封裝:16-DIP 其它名稱:*LM2575HVN-12LM2575HVN-12 |
| IRU3010CW | 制造商:International Rectifier 功能描述:SWITCHING CONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。